

23/9/19

Device and circuit.

Diode, BJT


connect devices properly
to get a circuit.

Devices.

construction
characteristics
Application.



diode \rightarrow rectifier

Arrow pointing from P to N.



Two types of BJT transistors.
NPN and PNP.

Why bipolar \rightarrow the conduction is due to
both electrons and holes.




Arrow is always on the emitter terminal
and pointing from P to N.

Two main applications.


Amplification

Switching



$$y(t) = A x(t)$$

A \rightarrow gain



Amplifier doesn't change the frequency.
It changes amplitude and power.

Same start and end point \rightarrow same phase

The amplifier that produces 180° phase shift b/w input and output is called inverting amplifier. \rightarrow voltage gain is negative
 \rightarrow common emitter, base, collector

phase shift 180° 0° phase shift

Three regions in the characteristics of BJT.

- (i) Linear \rightarrow for amplification
(ii) Saturation \rightarrow for switching
(iii) Cut off
(iv) Breakdown \rightarrow damage

$$KVL \rightarrow \sum V = 0$$

$$KCL \rightarrow \sum I = 0$$

Capacitor:

(i) Non polarized or static capacitor $\text{---} \parallel \text{---}$
 \rightarrow can be connected to any polarity in any way.

(ii) Polarized $\text{---} \parallel \text{---}$


Battery cell $\text{---} \parallel \text{---}$

Battery \rightarrow many battery cells combined $\text{---} \parallel \text{---}$


FIELD EFFECT TRANSISTOR (FET)

signal \rightarrow something carrying information and depends on an independent variable.

varying with time \rightarrow analog signal
we have a value of that signal \forall of any instant of time



Transistor



data structures

tree

top \rightarrow root
bottom \rightarrow leaves

FET like BJT → 3 terminal device

Gate ↔ Base controlling terminal
 Drain ↔ Collector
 Source ↔ Emitter

FET → voltage controlled device
 BJT → current controlled device
 ↳ Base current controls collector current
 ↳ Gate to source voltage (V_{GS}) controls the drain current.

FET → unipolar → current is either due to electrons or holes. (1 type of carrier)

BJT → bipolar → current is due to both type of carriers

Input impedance of FET is higher than BJT.
 Voltage gain of BJT is higher than FET


FETs are smaller in size.
 ↳ nowadays ICs with FETs → MOSFET
 ↳ packing density is very high

FETs are thermally stable.
 FET Require less power $P = I^2 R$ loss

Construction

n channel JFET

conduction due to electrons



Terminals

Drain and


Two PN

junction

junction

For p chan

G




Drain and source can be interchangingly used.

Two PN junctions have been formed.

Blw gate and channel there is a junction \rightarrow therefore ~~the~~ junction FET.

junction is there \rightarrow depletion region will be there. \downarrow
 \rightarrow no free charge carriers developed due to diffusion.


For p channel \rightarrow gate is n and channel is p.



gate is controlling the current b/w drain and source.

FET \rightarrow voltage controls current.
 BJT \rightarrow current controls current.


VI Characteristics.



$V_{GS} = 0$

voltage symbol (V) with double similar subscript is supply voltage. Single subscript V \rightarrow voltage from that point to the ground.

Subscript \rightarrow capital \rightarrow DC
 \rightarrow small \rightarrow AC




$\rightarrow I_{DSS}$

Current maximum \rightarrow plot graph \rightarrow no increase
 \rightarrow pinch off condition \rightarrow pinch off
 voltage $\rightarrow V_p$

$I_{DSS} \rightarrow$ drain current when source is short
 circuited to a circuit.

Both PN junctions reverse biased \rightarrow depletion
 region becomes wider and wider.

Upper part more R-B \rightarrow do not wider more in
 upper part



\rightarrow n has more free charge
 \rightarrow so the conduction path
 (channel) becomes thin.

It seems that the two P regions touch
 each other. \rightarrow pinch off

slope of horizontal line $= 0$ Vertical $= \alpha$.


$$\frac{I}{V} = G \text{ (Conductance)} \quad \frac{V}{I} = R \quad R = \frac{1}{G}$$

Further increase voltage \rightarrow breakdown.


Saturation region (constant current region) is used
 for amplification

\rightarrow The behavior of device in this region is
 like a constant current source
 \rightarrow provides current constant irrespective of load

and internal resistance ideally is infinite
 Constant voltage source \rightarrow provides constant
 voltage irrespective of the load and
 internal resistance is ideally zero.



PN junction will always be reverse biased.



pinch off will now occur earlier by
 applying V_{GS} .

When $V_{GS} = V_p \rightarrow I_D = 0 \rightarrow$ channel off \rightarrow
 cut off mode

$V_{GS} \rightarrow$ input voltage

$V_{DS} \rightarrow$ output voltage

$I_D \rightarrow$ output current

These characteristics are called **drain X's**

I_D vs V_{DS} for given V_{GS} value

I_C vs V_{CE} for given value of I_B \rightarrow collector spacing is uniform \rightarrow so linear relationship X this. $I_C = \beta I_B$

\rightarrow spacing s/w curves is not uniform. \rightarrow so non linear relationships

Transfer Characteristics.


transfer \rightarrow involvement of both input and output

For n channel V_p is negative. on the datasheet of a device it is given as $V_{GS\ off}$.


$I_D = 0$ | $V_{GS} = V_p$

$I_D = I_{DSS}$ | $V_{GS} = 0$

JFET symbol



n channel



p channel


Shockley Transfer Chrs

I_D vs V_{GS} plot for a given value of V_{DS}


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

I_{DSS} , $V_p \rightarrow$ constants $I_D \rightarrow$ controlled variable

V_{GS} and V_p should have the same polarity



② We can also draw transfer chrs with the help of drain chcrts



$V_{GS} \uparrow \rightarrow I_D \downarrow$

Short Hand Method:


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$\text{or } V_{GS} = V_p \left(1 - \sqrt{\frac{I_D}{I_{DSS}}}\right)$$

V_{GS}	I_D
0	I_{DSS}
$0 - 3V_p$	$I_{DSS}/2$
$0 - 5V_p$	$I_{DSS}/4$
V_p	0


Example

Sketch the transfer curve for the device where $I_{DSS} = 12 \text{ mA}$ and $V_p = -6 \text{ V}$
n channel JFET




Example $I_{DSS} = 4 \text{ mA}$ $V_p = 3 \text{ V}$
 $V_p = +ve \rightarrow$ p channel

V_{GS}	I_D
0	4 mA
0.9	2 mA
0.15	1 mA
3	0



Lecture 2

30/9/19



Take silicon w

silicon \rightarrow 4 valence electrons

when silicon with pentavalent

\rightarrow 4 bonds \rightarrow ~~to silicon~~

Hole \rightarrow deficiency of electrons

Intrinsic \rightarrow purest form of semiconductor

which is naturally available

Extrinsic \rightarrow external impurity is added

Overall the structure remains neutral \rightarrow total no. of electrons equals to the total no. of neutrons

Why depletion region is developed?

Due to diffusion \rightarrow current flows from higher concentration to lower

one side majority electrons \rightarrow one side holes

Depletion region consist of no free charge carriers.


Two PN junctions and therefore two depletion regions.

↳ D.R is uniformly produced → Now connect biasing voltage → so drift current will flow.


↳ depletion region widens.

$$I_D = I_{DSS} \quad \left| \quad \begin{array}{l} V_{DS} = 0V \\ V_{DS} \geq V_p \end{array} \right.$$

How depletion region develops?



voltage divider rule?



↳ applicable to series resistance.


$$V_1 = \left(\frac{R_1}{R_1 + R_2} \right) V$$

Similarly $V_2 = \left(\frac{R_2}{R_1 + R_2} \right) V$

can be applied to any no. of devices connected in series.

Current divider rule?

Applicable to parallel connections.




opposite current is taken.

$$I_1 = \left(\frac{R_2}{R_1 + R_2} \right) I \quad I_2 = \left(\frac{R_1}{R_1 + R_2} \right) I$$

Current divider rule is applicable to only two devices connected in parallel.


Upper portion \rightarrow more potential \rightarrow more reverse biased \rightarrow depletion region is more wider



o/p ch or dram ch \rightarrow 4 regions
 cut off \leftarrow breakdown \leftarrow saturation \leftarrow ohmic
 based for amplification

For n channel we apply negative V_{GS} .

With application of V_{GS} , the slope increases \rightarrow result is the increase in conductivity.



$$G_1 = \frac{I_1}{V_1}, \quad G_2 = \frac{I_2}{V_2}$$

$$G_1 > G_2$$

$$R_1 < R_2$$

pinch off will occur earlier.

When V_{GS} becomes more and more negative, slope decreases \rightarrow increased resistance.

When we join V_p points in the chs, we get locus of pinch off value.

Ohmic region is also called voltage controlled resistance region.

JFET acts as a variable resistor in this ohmic region.

$$r_d = \frac{r_0}{\left(1 - \frac{V_{GS}}{V_p}\right)^2} \rightarrow \text{Resistance in the ohmic region.}$$

$r_0 \rightarrow$ channel resistance when $V_{GS} = 0V$

$r_d \rightarrow$ for any value of V_{GS} .

Example For n channel JFET, $r_0 = 10K\Omega$ where $V_{GS} = 0V$ and $V_p = -6V$. Determine the channel resistance when $V_{GS} = -3V$

$$r_d = ? \quad r_d = \frac{10 \times 10^3}{\left(1 - \frac{(-3)}{(-6)}\right)^2} \quad \left(\frac{1}{2}\right)^2 = \frac{1}{4}$$

$$\Rightarrow r_d = 40 \times 10^3 \Omega \Rightarrow 40 K\Omega$$

At $V_{GS} = -4V$

$$r_d = \frac{10K}{\left(1 - \frac{(-4)}{(-6)}\right)^2} = \frac{10K}{\left(1 - \frac{2}{3}\right)^2} = \frac{10K}{\frac{1}{9}} \Rightarrow 90 K\Omega$$

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

- Two types of MOSFET
- ① Depletion type MOSFET $\begin{cases} \rightarrow n \\ \rightarrow p \end{cases}$
 - ② Enhancement type MOSFET $\begin{cases} \rightarrow n \\ \rightarrow p \end{cases}$

MOSFET is a subclass of FET.

Its operation is very similar to JFET.

From cut off to saturation and I_{DSS} , they are similar.

What additional in MOSFET?

The current can flow beyond I_{DSS}
 ↳ meaning that I_{DSS} is not the maximum current here



Construction:

Take si base and form p type substrate (base)

↳ n channel Depletion type MOSFET


substrate is p type and the channel is n type. Substrate provide the foundation for which the device is made

channel physically exists



Gate
B/w
4 +
Some
Sub

chr



\boxed{n} → heavily doped n materials. → max. free
 \boxed{n} (in some books n^+) charge carriers
 are there to increase conductivity.

Gate is metal.
 B/w gate and channels SiO_2 layer.

4 terminals.

Sometimes the source terminal is connected to substrate → 3 terminal device.


Connect the power supply?

B/c of the presence of SiO_2 layer
 (dielectric), the input resistance of
 MOSFET is very high.

$$V_{GS} = V_{GSS}$$

the natural current and electron current have the same direction.

3



just

Electron toward

incre

Sh

In depletion mode we have to deplete the channel of free charge carriers.

Similar charges repel each other.
 opposite " attract "


② we apply -ve V_{GS} . $V_{GS} < 0$ $V_{DS} > 0$
 ↳ electrons → repel
 ↳ so the current reduces
 ↳ active device → we control the current.

In case of JFET, we cannot apply the voltage


③ Apply +ve V_{GS} $V_{GS} > 0$ $V_{DS} \gg V_p$
 Now the operation would be just like capacitor.

Electrons from p substrate will be attracted towards the channel
 \rightarrow density of carriers increases \rightarrow current increases.


Shockley equation is also applicable to DMOSFET.



n channel DMOSFET symbolically




4 terminals




3 terminals.

Gap b/w Gate and channel?
 Shows there is no electrical connection
 b/w them.

P channel DMOSFET.



Two modes of operation of DMOSFET;
 Depletion mode, $-V_{gs}$, recombination of e^-
 Enhancement mode



and holes
 \downarrow
 conductivity
 reduced
 \downarrow
 current controlled
 by voltage

EMOSFET


There is no channel in the beginning.
 The channel is induced/enhanced.

No channel \Rightarrow no current \Rightarrow no I_{DSS} .

Shockley equation is **not applicable**

n channel E MOSFET:

JFET operates only in depletion mode



Connect Power supply -

Two PN junctions

+ve V_{gs} will be applied \downarrow
 \rightarrow initially no current \rightarrow when increased to a particular threshold value \rightarrow current starts flowing (drain current)

\rightarrow electrons will be attracted from p substrate. SiO_2 layer is acting as n channel and current starts flowing.

No I_{DSS} i/c no channel exists.

E MOSFET operates only in enhancement mode.

Depletion region is also formed.

Applying KVL;

$$-V_{DG} - V_{GS} + V_{DS} = 0$$

$$\text{or } V_{DG} + V_{GS} - V_{DS} = 0$$

$$V_{DG} = V_{DS} - V_{GS}$$

$V_{GS} = 8V$ and V_{DS} increases from 2 to 5V

$V_{DD} = ?$ will vary from -6 to -2V


↳ Gate become less tie w.r.t drain.

↳ more reverse biased

↳ channel is narrower near the drain terminal.

Drain Characteristics


n channel device works with the V_{GS}



V_T → threshold voltage mentioned in the data sheet as $V_{GS(th)}$

Locus → locus of V_{DS} saturation.

I_D vs V_{GS} plot for a given value of V_{DS} .



$$V_{DS_{sat}} = V_{GS} - V_T$$

for $V_{GS} \leq V_T$ $I_D = 0$

for $V_{GS} > V_T$ Drain current exists.

Relationship b/w I_D and V_{GS} ;

$$I_D = K (V_{GS} - V_T)^2$$

$K \rightarrow$ constant \rightarrow depend on construction of device

$$K = \frac{I_{D(on)}}{(V_{GS(on)} - V_T)^2} \quad \text{unit } A/V^2$$

let $I_{D(on)} = 10 \text{ mA}$ $V_{GS(on)} = 8 \text{ V}$ $V_T = 2 \text{ V}$


$K = ?$

$$K = \frac{10 \text{ m}}{(8 - 2)^2} = \frac{10 \text{ m}}{36}$$


$$\left(\frac{10 \text{ m}}{36} \right)$$

Symbols

n channel EMOSFET




OR




Broken line ?

Physically no channel exists b/w D and S

p channel EMOSFET




OR



Drain characteristics



Transfer characteristics (p channel EMOSFET)




Example sketch the transfer ch of depletion type MOSFET
 $I_{DSS} = 10\text{mA}$ | $V_p = -4\text{V}$ \rightarrow n channel

V_{GS}	I_D
$0 - 3V_p$	$I_{DSS}/2$
$V_p/2$	$I_{DSS}/4$
V_p	0
0	I_{DSS}

V_{GS}	I_D
0	10mA
-2	5mA
-1	2.5mA
-4	0

V_{GS}	I_D
0	10mA
-2	2.5
-4	0



[10] \rightarrow

Increase V_{GS} in the direction \rightarrow current increases beyond I_{DSS}

$k = ?$

plot transfer ch \rightarrow n chnl

$V_T = 3V$

$I_{D(on)} = 3mA$


$V_{GS(on)} = 10V$

$$K = \frac{3mA}{(10-3)^2} = \frac{3mA}{7^2} = \frac{3}{49} mA$$

$K = 0.061 \times 10^{-3} A/V^2$

$I_D = K(V_{GS} - V_T)^2$


V_{GS}	I_D
0	
3	$\rightarrow 0$
5	\rightarrow
6	\rightarrow
7	\rightarrow



square meter \rightarrow unit of area
 meter square \rightarrow square with each side of 1m

Lecture 3 07/oct/19


Importion Relationships.



$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$

$I_G = 0 \quad I_D = I_S$

voltage controlled device.



$$I_C = \beta I_B$$

$$V_{BE} = 0.7V$$

$$I_C \approx I_E$$

Current controlled device.

For n channel, V_p is negative and for p channel it is positive.

In MOSFET, gate is metal and is separated from channel by silicon dioxide layer.

In JFET, the gate and channel are separated by a PN junction.



In DMOSFET, physically channel exists.

In EMOSFET, channel doesn't physically exist; it is induced/enhanced \rightarrow inversion layer.

n type material is introduced artificially.



n channel JFET


pchannel JFET



n channel DMOSFET

pchannel DMOSFET





Transfer ch I_D vs V_{GS} It involves both i/p and o/p quantities. (I_D vs V_{GS} plot).

MOSFETs are also called insulated gate FET i.e. IGFET.

One plate second plate \rightarrow separated by dielectric \rightarrow capacitive phenomena (gate and channel)

Curve tracer \rightarrow oscilloscope like device to study drain ch of FET or collector ch of BJT.

DMOSFET is also called normally ON device. If there is no V_{GS} applied, still conduction will take place b/w gate and source.

EMOSFET is called normally OFF device.

$$I_D = K (V_{GS} - V_T)^2$$

Shockley eq is applicable to JFET, DMOSFET and EMOSFET.

Reverse biased \rightarrow anode is more -ve wrt cathode.



P is more +ve wrt n \rightarrow it is forward biased.




Silicon dioxide layer is very sensitive and we must protect it \rightarrow short circuit all the pins of MOSFET (aluminum foil)

while replacing any device practically \rightarrow the voltage must be off \rightarrow transient.

Zener protection.

Zener diode is connected in reverse bias in circuit \rightarrow used for regulation.



6.9 MOSFET Handling-

\rightarrow to avoid transients \rightarrow i.e. sudden changes in voltage or current.

In presence of zener diode **input impedance will decrease** (b/c an easy path is provided b/w G and S)

\rightarrow connected back to back to provide protect from either polarity.

eg. 30V zener diode at transient appears b/w G and S is 40V \rightarrow so Z-d doesn't let go more than 30V \rightarrow device protected.

Photodiode also works in reverse biased mode.

FET BIASING

DC analysis \rightarrow to find Q point.

Once Q point is established we provide AC signal to get amplification

BJT \rightarrow $V_{BE} = 0.7V$ $I_C = I_E$ $I_C = \beta I_B$

straight line

AC output \rightarrow to obtain voltage gain

DC Analysis of FET

Two approaches are required to establish Q point;

- (i) Mathematical approach
- (ii) Graphical approach

Mathematical \rightarrow relationship is linear
Graphical \rightarrow " " " " non linear

$[I_G \approx 0 \quad I_D = I_S]$ \rightarrow all FET applicable

Shockley $I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$


For EMOFET and EMESFET; $I_D = K (V_{GS} - V_T)^2$

V_{GS} controls I_D
 \hookrightarrow input \hookrightarrow output
 \hookrightarrow control \hookrightarrow controlled

Coordinates of Q point = (V_{GS_Q}, I_{D_Q})


Fixed Bias Configuration (simplest)

(Mathematical)



Common source amplifier
(i/p \rightarrow G o/p \rightarrow D)

for DC $f=0$ Hz $\Rightarrow X_C = \frac{1}{2\pi f C} = \infty$




$$V_G = I_G R_G = 0V$$

Replace R_G by short circuit

Apply KVL to i/p loop

$$V_{GS} = -V_{GG}$$



gate terminal is always marked with \ominus plus sign
 $V_{GS} \rightarrow$ drop $V_{GG} \rightarrow$ rise / supply
 \hookrightarrow fixed \leftarrow fixed

$V_{GS} = V_{GS}$
 \rightarrow Put in Shockley eq to get I_D

KVL to o/p loop

$$-V_{DD} + I_D R_D + V_{DS} = 0$$

$$\Rightarrow V_{DS} = V_{DD} - I_D R_D$$

Graphical Procedure:

(i) Plot the transfer ch of the device.

(I_D vs V_{GS} plot)

(ii) Superimpose the network equation on the transfer ch of the device.

Network equation results in load line (which is a straight line)

(iii) The intersection of the two curves will give the quiescent (Q point).

Device characteristics remain unchanged due to network.


$$(1) \quad I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$V_{GS} = 0, \quad I_D = I_{DSS} \quad (0, I_{DSS})$$

$$V_{GS} = V_p, \quad I_D = 0 \quad (V_p, 0)$$

$$V_{GS} = \frac{V_p}{2}, \quad I_D = \frac{I_{DSS}}{4} \quad \left(\frac{V_p}{2}, \frac{I_{DSS}}{4}\right)$$

Network eq and transfer eq relate the same quantities



$V_{GS} = -V_{GS} \Rightarrow$ network ch.

o/p loop $-V_{DD} + I_D R_D + V_{DS} = 0$
 $V_{DS} = \frac{V_{DD} - I_D R_D}{1}$

$V_D = V_{DS} + V_S$
 $V_S = 0V$
 $V_D = V_{DS}$

Limitation.

Requires two DC supplies V_{DD} and


V_{GS}

Two quantities are provided by the manufacturer I_{DSS} and V_P .

Ex 7.1

Self Biased Configuration

common source amplifier




V_{gs} develops due to voltage drop across R_s .

DC $\rightarrow f = 0 \rightarrow$ open circuit capacitors

\rightarrow circuit simplifies $R_g = 0$ so zero voltage drop

\rightarrow short circuit



KVL to i/p loop

$$V_{gs} + V_s = 0$$

remark eq

$$V_{gs} = -I_D R_s$$

Put this in sh eq

$$I_D = I_{DSS} \left(1 - \frac{V_{gs}}{V_p}\right)^2$$


$$I_D = I_{DSS} \left(1 + \frac{I_D R_s}{V_p}\right)^2$$

$$I_D^2 + K_1 I_D + K_2 = 0$$

$K_1 = ?$ $K_2 = ?$ assignments

Graphical approach

device ch
network ch



KVL to o/p loop.

$$-V_{DD} + I_D R_D + V_{DS} + V_{RS} = 0$$

$$V_{RS} = I_S R_S, \quad I_S = I_D$$


$$-V_{DD} + I_D R_D + V_{DS} + I_D R_S = 0$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$V_D = V_{DD} - I_D R_D$$


Q point depends on value of R_S .
Ex 7.3

Voltage Divider Bias Configuration



Common source amplifier with V.D.B in n channel JFET.

Open circuit capacitors



KCL
 $I_{R1} = I_{R2}$

$$V_g = \frac{R_2}{R_1 + R_2} V_{DD}$$

KVL to \uparrow/P


$$-V_s + V_{gs} + V_{rs} = 0$$

$$V_{gs} = V_{gq} - V_{rs}$$

network eq

$$V_{gs} = V_{gq} - I_D R_s$$

$P_1(0, I_{DSS})$ $P_2(V_p, 0)$ $P_3(V_p/2, I_{DSS}/4)$




\rightarrow first $V_{gs} = 0$ find I_D
 next $I_D = 0$ find V_{gs}

KVL to o/p loop

$$-V_{DD} + I_D R_D + V_{DS} + V_{RS} = 0$$

$$V_{DS} = V_{DD} - I_D R_D - V_{RS}$$


$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$



Ex 7.5

$$R_{S2} > R_{S1}$$

Common Gate Configuration:



KVL to i/p loop


$$-V_{SS} + V_{GS} + I_S R_S = 0$$

koracademy.com


$$I_S = I_D$$

$$V_{GS} = V_{SS} - I_D R_S$$

Substituting in Xs.



Transfer X_s are independent of the network in which they are employed.



from load line

$$V_{GS} = V_{SS} \Big|_{I_D=0} \quad I_D = \frac{V_{SS}}{R_s} \Big|_{V_{GS}=0}$$

Apply KVL to the parameter of the circuit

$$-V_{DD} - V_{SS} + V_{GS} + V_{RD} + V_{RS} = 0$$

$$-V_{DD} - V_{SS} + V_{GS} + I_D R_D + I_D R_s$$

$$V_{GS} = V_{DD} + V_{SS} - I_D (R_D + R_s)$$

Similarly $V_D = V_{DD} - I_D R_D$
 $V_S = -V_{SS} + I_D R_s$

Lecture 4 : 14/10/19

FET Biasing

- (i) Fixed Bias
- (ii) Self Bias
- (iii) Voltage divider Bias

(N)
 Reverse
 Forward
 hybrid
 n chan
 p chan
 JFE
 def
 V
 imp
 L
 must
 gate
 A
 A
 in
 en
 e

(N) Common gate configuration.

Reverse transfer is the ratio of input to output.
Forward transfer is the ratio of output to input.

hybrid parameters $h_r = \frac{V_i}{V_o}$ $h_f = \frac{I_o}{I_i}$

n channel \rightarrow no +ve V_{GS} is allowed.
p channel \rightarrow no -ve V_{GS} is allowed.

\rightarrow JFET operates only in one mode \rightarrow ie depletion mode.

Voltage divider rule is applied to series impedances with some constant flowing.

\rightarrow no restriction on the no. of components.

For current divider rule only two impedances must be connected in parallel.

Depletion Type MOSFET:

JFET \rightarrow PN junction is present for gate and channel
 \rightarrow Silicon dioxide layer is present for metall in gate and channel.

Transfer char. of both are almost similar upto I_{DSS} .

\rightarrow The current may exceed beyond I_{DSS} .



In case of n channel, the transfer curve may enter +ve V_{GS} region \rightarrow enhancement mode.

\rightarrow operates in two ~~regions~~ modes \rightarrow enhancement \rightarrow depletion.

All the biasing that we have studied yet are also applicable to DMOSFET.

Special Case; $V_{GS} = 0V$ *simplest biasing circuit*
 n channel JFET.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$



Load line $V_{GS} = 0 \Rightarrow I_{DQ} = I_{DSS}$
 $V_{GSQ} = 0V$

So Q point = $(0, I_{DSS})$

KVL to the o/p section

$$-V_{DD} + I_D R_D + V_{DS} = 0$$

$$V_{DS} = V_{DD} - I_D R_D$$

$$V_{DS} = V_D \text{ as } V_{DS} = V_D - \cancel{V_{GS}}$$

$$\Rightarrow V_{DS} = V_D$$


When fourth point determined? when there is intercept on the y -axis. $y = mx + c$

DMOSFET:

Shockley Eq is applicable i.e. $I_D = I_{DSS} (1 - \frac{V_{GS}}{V_P})^2$

4 points are needed to plot transfer char.

n channel JFET




$$V_{GS} < 0V$$

Depletion mode

$$V_{GS} = 0; I_D = I_{DSS}$$

maximum I_D

n channel DMOSFET



$$V_{GS} < 0V$$

Depletion mode


$$V_{GS} = 0V; I_D \neq I_{DSS}$$

not the maximum I_D

$V_{GS} > 0$ not allowed
enhancement mode not allowed

$V_{GS} > 0$ allowed
can exceed I_{DSS}
enhancement mode of operation.

For p channel the opposite is true.



→ Small change in V_{GS} will result in very large increase in current I_D . → so to keep it controlled we impose the condition.


n channel → V_P -ve
p channel → V_P +ve

Voltage divider

Ex 2.7 for n DMOSFET, determine I_D and V_{GS} (a)


(b) V_{DS}

$I_{DSS} = 6\text{mA}$ $V_p = -3\text{V}$
 $R_D = 1.8\text{k}\Omega$ $V_{DD} = 1.5\text{V}$ $R_1 = 110\text{M}\Omega$
 $R_2 = 10\text{M}\Omega$ $R_S = 750\Omega$



$$V_{GS} = V_G - I_D R_S$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$




(1) Device

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$P_1 (V_p, 0)$ $P_2 (0, I_{DSS})$ $(-1.5, 1.25)$
 fourth point? $V_{GS} < -1.5$

$$V_{GS} = -1 \quad I_D = 6\text{mA} \left(1 - \frac{-1}{-3}\right)^2 = 10^{-6}\text{A}$$

(2)



$$I_D = \frac{-V_p + V_G}{R_S}$$

$$V_{GS} = 0 \Rightarrow I_D = 2 \text{ mA} \quad (0, 2)$$

$$I_D = 0 \Rightarrow V_{GS} = 1.5 \text{ V} \quad (1.5, 0)$$

Q point $(-0.8, 3.1) = (V_{GSQ}, I_{DQ})$ ANS

Now $V_{DS} = 18 - 3.1 \text{ m} (1.8 \text{ K} + 0.7 \text{ K})$
 $= 18 - 3.1 \times 10^{-3} (2.5 \times 10^3)$
 $= 18 - 7.75$
 $V_{DS} = 10.25 \quad (10.1 \text{ V})$ Ans

Repeat for $R_S = 150 \Omega$.

The transfer curve will be the same.


For load line; $I_D = -\left(\frac{1}{R_S}\right) V_{GS} + \frac{V_G}{R_S}$

$$V_{GS} = 0 \Rightarrow I_{DQ} = 0.01 \quad (0, 0.01)$$

$$I_D = 0 \Rightarrow V_{GS} = 1.5 \quad (1.5, 0)$$

$R_S \downarrow$ Intercept \uparrow

Self Biased Deplete Q point conducts, V_D ,



terminal i/p \rightarrow terminal o/p
 will tell about configuration. \square
 Common source amplifier provides
 phase shift of 180° .

\rightarrow In BJT \rightarrow Common Emitter.

The voltage gain for common source / C.o.E is negative.


Device chs dont change with the network.

$$V_{DD} = 20V \quad R_S = 2.4k\Omega \quad R_G = 1M\Omega$$

$$V_p = -8 \quad I_{DSS} = 8mA$$

$$V_{GS} = -I_D R_S \rightarrow \text{network}$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$



$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$(V_p, 0) = (-8, 0) \quad (0, I_{DSS}) = (0, 8mA)$$

$$\left(\frac{V_p}{2}, \frac{I_{DSS}}{4}\right) = (-4, 2)$$

load line $I_D = -\frac{V_{GS}}{R_S}$

$$I_D = 0 \Rightarrow V_{GS} = 0$$

$$V_{GS} = 0 \Rightarrow I_D = 0$$

$$V_{GS} = -2.4 \Rightarrow I_D = 1mA$$

special case



$$V_{GS} = 0$$

$$I_{DQ} = I_{DSS}$$

E_i
 C_{ms}
 V_{GS}
 E
 m
 d
 I_{D1}
 I_{D2}
 $I_{D_{cor}}$
 I_{D}
 V_{GS}
 B/c

Biasing of Enhancement Type MOSFET

EMOSFET doesn't contain channel physically. Construction wise D and EMOSFET are almost similar.

→ Shockley Eq is not applicable but I_D and V_{GS} are related non linearly.


$$I_D = K (V_{GS} - V_T)^2$$

$K = \frac{I_{D(on)}}{(V_{GS(on)} - V_T)^2}$

V_T → threshold voltage

EMOSFET are provided with 3 parameters in data sheet; $V_T, I_{D(on)}, V_{GS(on)}$

To draw the transfer curve for EMOSFET, four points are needed.



$$V_{GS} \leq V_T$$

⇒ $I_D = 0$ → why?

B/c there is no channel

$$V_{GS(2)} > V_{GS(on)}$$

$$V_G = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD} \quad \text{At } I_G = 0 \text{ mA}$$

$$V_{GS} = V_G - I_D R_S \quad \rightarrow \text{load line}$$

$$I_D = \frac{V_G}{R_S} - \frac{V_{GS}}{R_S} \quad y = mx + c$$

$$V_{GS} = V_G \Big|_{I_D = 0} \quad I_D = \frac{V_G}{R_S} \Big|_{V_{GS} = 0 \text{ V}}$$

Find V_{DS}

KVL to opp loop $V_{DD} = I_D R_D + V_{DS} + I_D R_S$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

Lecture 5 21/10/19

Quiz 1. Perform the dc analysis of n channel DMOSFET common source amplifier with voltage divider biasing using graphical approach

Chapter 8 :

AC Analysis Of FET Amplifiers

DC analysis \rightarrow to bias the circuit properly
 \rightarrow establish Q point.

Once Q point is established (circuit is biased) then apply input AC signal to get an amplified output signal.

If not properly biased \rightarrow distorted output.

Signal is something that carries information.

FET is a unipolar, high input impedance device

b/c of presence of SiO_2 layer \rightarrow MOSFET i/p $\approx 10^{12} - 10^{15} \Omega$

i/p current = 0 \leftarrow open circuit equivalent
current gain is undefined. b/w i/p terminals in FET.

\rightarrow (JFET, MOSFET, MESFET)

Small subscript represents AC quantity.

$$\text{Resistance} = \frac{V}{I} \quad \text{Conductance} = \frac{I}{V}$$

$$\text{FET} \Rightarrow \text{i/p} = V_{gs} \quad \text{o/p} = I_d$$

$$\text{Trans conductance} = \frac{I_d}{V_{gs}}$$

AC analysis \Rightarrow Small signal equivalent model

AC analysis is performed to determine;

- (i) AC voltage gain.
 - (ii) i/p impedance
 - (iii) o/p impedance.
- } circuit features / parameters.

Two important parameters before developing model
 g_m and


$g_m \rightarrow$ transconductance \rightarrow relationship b/w i/p and o/p quantities

Graphical

$g_m = ?$
Let we start with JFET

① Draw the transfer char of the device with help of Shockley's equation and establish Q point.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$



The slope line (tangent line) through Q point represents trans conductance.

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad \text{unit mho or siemen}$$

As we move up g_m increases.
move down g_m decreases.

↳ corresponds to $V_{GS} = 0$

As $I_D \rightarrow I_{DSS}$, $V_{GS} \rightarrow 0 \Rightarrow g_m \rightarrow g_{m0} \rightarrow 300$

As $V_{GS} \rightarrow V_p$, $I_D \rightarrow 0$, $g_m \rightarrow 0$

The relationship b/w g_m and V_{GS} is reciprocal

Limitation? Accuracy max points \rightarrow max accuracy

Ex 8.1, 8.2

Mathematical Approach:

"The derivative of a function at a point is equal to the slope of the tangent line drawn at that point."

We have Shockley Eq. Take its derivative wrt V_{GS} .

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$g_m = \frac{dI_D}{dV_{GS}} = \frac{d}{dV_{GS}} \left[\left(1 - \frac{V_{GS}}{V_p}\right)^2 I_{DSS} \right]$$

$$g_m = \frac{2 I_{DSS}}{|V_p|} \left(1 - \frac{V_{GS}}{V_p}\right)$$

$$g_m = 0 \quad | \quad V_{GS} = V_p$$


$$g_m = \frac{2 I_{DSS}}{|V_p|} \quad | \quad V_{GS} = 0$$

$$\rightarrow g_{m0} = \frac{2 I_{DSS}}{|V_p|}$$

$$\Rightarrow g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_p}\right)$$

Plot b/w g_m and V_{GS} .

linear \rightarrow two points



$$g_m = g_{m0} \quad | \quad V_{GS} = 0$$

$$g_m = 0 \quad | \quad V_{GS} = V_p$$

$$P_1 \Rightarrow (V_p, 0)$$

$$P_2 \Rightarrow (0, g_{m0})$$

In the specification sheet g_m is given as

Y_{fs}

$y \rightarrow$ admittance

$f \rightarrow$ forward transfer parameter.
 \rightarrow o/p / i/p

reverse i/p / o/p

$s \rightarrow$ connected to source terminals.

For JFET $100 - 5000 \mu\text{S/cm}^2$ @ $1\text{mS/cm} - 5\text{m}$

Effect of I_D on g_m ?

Rearranging the Shockley's equation;

$$\left(1 - \frac{V_{GS}}{V_P}\right)^2 = \frac{I_D}{I_{DSS}}$$

$$\boxed{\frac{1 - V_{GS}}{V_P} = \sqrt{\frac{I_D}{I_{DSS}}}}$$

$$\text{As } g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$g_m = g_{m0} \sqrt{\frac{I_D}{I_{DSS}}}$$


Plot of g_m vs I_D .

$$I_D = 0 \Rightarrow g_m = 0 \Rightarrow P(0, 0)$$

$$I_D = I_{DSS} \Rightarrow g_m = g_{m0} \Rightarrow P_1(I_{DSS}, g_{m0})$$

$$I_D = I_{DSS}/2 \Rightarrow g_m = 0.707 g_{m0} \Rightarrow P(I_{DSS}/2, 0.707 g_{m0})$$

$$I_D = I_{DSS}/4 \Rightarrow g_m = g_{m0}/2 \Rightarrow P(I_{DSS}/4, 0.5 g_{m0})$$



$g_{m0} \rightarrow$ Value of g_m when $V_{GS} = 0V$

JFET Input Impedance (Z_i)

Z_i is sufficiently large such that input terminals approximate an open circuit equivalent.

$$Z_i (\text{JFET}) \approx \infty$$

JFET A practical value of $10^9 \Omega$ is typical.

For **MOSFET** and **MOSFET** a typical value 10^{12} to 10^{15} is typical.

On the minimum side, the impedance of MOSFET is 1000 times more than JFET.

$$\left(\frac{10^{12}}{10^9} = 1000 \right).$$

JFET Output Impedance (Z_o)

Same as BJT.

Available in the specification sheet as Y_{os}

is the component of admittance

eq circuit $0 \rightarrow$ op network parameter


$s \rightarrow$ source terminal to which it is attached in the model.

For JFET, Y_{os} ranges from $10 \mu S$ to $50 \mu S$

In terms of resistance $Z_o = \frac{1}{Y_{os}}$

$20 k\Omega \leftrightarrow 100 k\Omega \leftrightarrow Y_{os}$

$Z_o (JFET) = r_d = \frac{1}{Y_{os}}$




$r_d = \frac{\Delta V_{DS}}{\Delta I_D}$ | $V_{GS} = \text{constant}$

Require drain X-trs.
 → Tangent line on a point give r_d .

More horizontal the line, less will be the slope. → more will be the resistance.

For ideally horizontal line (slope = 0), the resistance will be infinite.



The model should reflect the voltage controlling property of JFET.

Transducer \rightarrow converts one form of energy to another
 eg microphone converts mechanical to electrical.



For the i/p signal source, amplifier acts as a load and for the load it acts a source.


\rightarrow The drain current I_D depends on two quantities : V_{DS} and V_{GS} .

$$I_D = V_{GS} g_m + \frac{V_{DS}}{r_d}$$

$$g_m = \left. \frac{\partial I_D}{\partial V_{GS}} \right|_{V_{DS} = \text{constnt}}$$

$$r_d = \left. \frac{\partial V_{DS}}{\partial I_D} \right|_{V_{GS} = \text{constnt}}$$

$r_d \rightarrow$ channel resistance $g_m V_{GS} \rightarrow$ voltage controlled current source.




If we change the polarity of $V_{GS} \rightarrow$ direction of current source changes.

i/p terminal open circuit $\rightarrow I_G = 0 \rightarrow$ reverse biased.

- ① C.D \Rightarrow Common collector \rightarrow emitter follower
 Common drain is also called source follower.
 $A_v < 1$

Application of emitter follower \Rightarrow (i) Buffer
 (ii) Impedance matching

- ② Common source \Rightarrow Common emitter
 ③ Common gate \Rightarrow Common Base



$$I = \frac{6}{5+1} = 1 \text{ A}$$

$$P = I^2 R_L = 1 \times 1 = 1 \text{ W}$$

So very less power is transferred to load.

If $R_L = 5 \Omega$

$$I = \frac{6}{5+5} = 0.6 \text{ A}$$

$$P_L = I^2 R_L = (0.6 \times 0.6) \times 5 = 1.8 \text{ W}$$

max Power deliv. \Leftarrow


Source impedance = load impedance \rightarrow Max. power is transferred from source to load.

AC Analysis of Fixed Bias Configuration


\rightarrow made zero

DC sources are grounded and capacitors are replaced by their short circuit equivalents.


independent v source \rightarrow short circuit I source \rightarrow open circuit



AC circuit




The AC equivalent model is as;
Small signal AC equivalent circuit



$$Z_i = R_g$$

For Z_o , $V_i = 0$ $V_{gs} = 0$
 $g_m V_{gs} = 0$



$$z_o = r_d \parallel R_D$$

$$z_o \approx R_D \quad | \quad r_d \geq 10R_D$$

Voltage gain = ?

$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$

As $V_{gs} = V_i$


$$V_o = -g_m V_i (r_d \parallel R_D)$$

$$A_v = \frac{V_o}{V_i}$$

$$A_v = -g_m (r_d \parallel R_D)$$

$$A_v = -g_m R_D \quad | \quad r_d \geq 10R_D$$

Self Bias Configuration



- ① With bypass capacitor
- ② Without bypass capacitor

Lecture 6

28/10/19

Q point is also called DC biasing point.

Why AC and DC analysis are performed separately?

Because the circuit property is linear
 → superposition theorem
 → two sources together → one source at a time
 → then add them together.

The operation of the device is linear w.r.t the Q point.

Amplification → linear operation.

↳ input = $\sin \omega t$ output = $\sin \omega t$
 ↳ $i_{ip} = \sin \omega t$ $o_{ip} = \sin \omega t$
 ($\sin + \cos$)

$$\sin(A \pm B) = \sin A \cos B \pm \cos A \sin B$$

$$\cos(A \pm B) = \cos A \cos B \mp \sin A \sin B$$

Phase gives starting point to the waveform.
 AC analysis → Determine voltage gain, Z_i , Z_o

$Z_i = \infty$ → in JFET b/c PN junction is reverse biased.

r_d → drain resistance Drain conductance $g_d = \frac{1}{r_d}$
 ↳ V_{DS} in specification sheet.

AC → requires model → I_d , g_m , V_{gs} , V_{ds} , r_d

Steps for AC analysis:


- ① Sources removed
- ② Capacitors short circuit
- ③ AC equivalent circuit
- ④ Insert AC model for the given transistor.
- ⑤ Determine A_v , Z_i , Z_o .

Why low frequency AC signal?

B/c of capacitors.


$$X_c = \frac{1}{\omega RC}$$

$$f \uparrow \quad X_c \downarrow$$




port \rightarrow pair of terminals.

Once we determine A_v, z_i, z_o we can draw a two port model.




For fixed bias configuration.



$$A_s \quad z_i = R_g \quad z_o = R_L || R_D \quad A_v V_i = -g_m (R_L || R_D) V_i$$


For n channel JFET Common Source Amplifier Voltage Divider

Consider




This R_D acts as a resistive load.

AC equivalent




Symbol for ground.

The small signal equivalent model.



$Z_i = \infty$ $Z_o = ?$


For $Z_o \Rightarrow V_i = 0 \Rightarrow V_{gs} = V_i = 0 \Rightarrow g_m V_{gs} = 0$




$V_o = -g_m V_{gs} (r_d || R_D) = -g_m V_i (r_d || R_D)$

$A_v = \frac{V_o}{V_i} = -g_m (r_d || R_D)$


The two port model is as;



Consider.




Small signal model



$$z_i = \infty \quad z_o = r_d$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m r_d V_i}{V_i} = -g_m r_d$$


Two port model;




Common Gate Configuration:

i/p at source


o/p from drain



The AC equivalent circuit is as;



The model is as;




$$Z_i = R_s \parallel Z_i'$$

Redraw

$$Z_i' = \frac{V'}{I'}$$

$I' \rightarrow$ unknown

$$\text{KVL } -V' + V_{r_d} + V_{R_D} = 0$$



$$V' - V_{rd} - V_{rd} = 0$$

$$V_{rd} = V' - V_{RD}$$

$$V_{rd} = V' - I' R_D$$

KCL at node a.

$$I' + g_m V_{gs} = I_{rd}$$

$$I' = I_{rd} - g_m V_{gs}$$

$$I' = \frac{V_{rd}}{r_d} - g_m V_{gs} = \frac{V' - I' R_D}{r_d} - g_m V_{gs}$$

$$\text{As } V_{gs} = -V' \quad \text{or } V' = -V_{gs}$$

$$\Rightarrow I' = \frac{V' - I' R_D}{r_d} + g_m V'$$

↳ two variables I', V' rearrange

$$\text{Now } z_i' = \frac{V'}{I'} = \frac{[1 + \frac{R_D}{r_d}]}{[g_m + \frac{1}{r_d}]}$$

$$\text{Now } z_i = R_s \parallel z_i'$$

$$z_i = R_s \parallel \frac{[1 + \frac{R_D}{r_d}]}{[g_m + \frac{1}{r_d}]}$$

Approximating $Y_d \geq 10 R_D$ $g_m \gg \frac{1}{Y_d}$

$$\Rightarrow Z_i \approx R_s \parallel \frac{1}{g_m}$$


for Z_o .

Making $V_i = 0 \rightarrow R_s$ short cmt
 Gate and source connected together. $g_m V_{gs} = 0$
 Current source = open circuit.

$$Z_o = Y_d \parallel R_D$$

Voltage gain = ?


$$V_i = -V_{gs} \quad V_o = I_D R_D$$



$$V_{rd} = V_o - V_i \quad \Rightarrow I_{rd} Y_d = V_o - V_i$$

koracademy.com

$$I_{rd} = \frac{V_o - V_i}{Y_d}$$



koracademy.com

KCL at node B

$$I_{rd} + I_D + g_m V_{gs} = 0$$

$$I_D = -I_{rd} = g_m V_{gs}$$

$$I_D = \frac{V_i - V_o}{Y_d} + g_m V_{gs}$$

Put value of I_D in $V_o = I_D R_D$

Separate V_o and $V_i \rightarrow$ take the ratio

$$A_v = \frac{V_o}{V_i} = \left[\frac{g_m R_D + \frac{R_D}{Y_d}}{1 + \frac{R_D}{Y_d}} \right]$$

Approximating $Y_d \geq 10 R_D$


$$\Rightarrow A_v \approx g_m R_D$$

Gain is +ve, so no phase shift.
 example

Common Drain Amplifier (Source follower)


Voltage gain is less than 1.

i/p at gate o/p from source.
NO phase shift.




How is gate common?
When signal is applied drain is connected to ground.

The AC equivalent model is as;




The small signal model is as;



$Z_i = R_g$
 $Z_o = \frac{V_o}{I_o}$


Rearranging



When $V_i = 0$ Gate is connected to ground.

$$\rightarrow V_o = -V_{gs}$$

$$V_o = V_{sg} = -V_{gs} \Rightarrow V_{sg} = -V_{gs}$$



$$I_o + g_m V_{gs} = I_{rd} + I_{rs}$$

$$I_o - g_m V_o = \frac{V_o}{R_s} + \frac{V_o}{R_d}$$


$$I_o = V_o \left(\frac{1}{R_s} + \frac{1}{R_d} + g_m \right)$$

Impedances and resistances are added in series.

$$Z_o = \frac{V_o}{I_o} = \frac{1}{\frac{1}{R_d} + \frac{1}{R_s} + g_m}$$

Conductances are added in parallel

$$\Rightarrow Z_o = \frac{1}{\frac{1}{R_d} + \frac{1}{R_s} + \frac{1}{1/g_m}}$$



$$V_o = g_m V_{gs} (r_d \parallel R_D)$$

Voltage gain?

VL to me parameter of the circuit.

$$V_i = V_{gs} + V_o$$

$$\Rightarrow V_{gs} = V_i - V_o$$


$$A_v = \frac{V_o}{V_i} = \frac{g_m (r_d \parallel R_D)}{1 + g_m (r_d \parallel R_D)}$$

$$A_v < 1$$

$A_v = +ve \rightarrow$ i/p and o/p are in phase.

Depletion Type MOSFET

- \rightarrow Shockley equation is applicable.
- \rightarrow Same steps for DC analysis.
- \rightarrow Same steps for AC analysis.
- \rightarrow Same small signal AC model is applicable.



$$z_i = R_1 \parallel R_2 \quad z_o = r_d \parallel R_D$$


$$A_v =$$

Enhancement type MOSFET → drain feedback
→ voltage divider


- The same model is applicable.
 - Shockley equation is not applicable.
 - $I_D = K (V_{GS} - V_T)^2$ is applicable
- Take derivative wrt V_{GS}

$$g_m = \frac{dI_D}{dV_{GS}} = 2K (V_{GS} - V_T)$$

EMOSFET Drain feedback configuration:



The small signal equivalent model.



$$Z_i = \frac{V_o}{I_i}$$

Apply KCL at node D.

$$I_i = g_m V_{gs} + \frac{V_o}{r_d \parallel R_D}$$

$$\text{As } V_i = V_{gs}$$

$$\Rightarrow I_i = g_m V_i + \frac{V_o}{r_d \parallel R_D}$$

$$V_o = (I_i - g_m V_i) (r_d \parallel R_D)$$

And
$$I_i = \frac{V_i - V_o}{R_F}$$


$$Z_i = \frac{R_F}{1 + g_m R_D}$$

approximated $R_F \gg r_d \parallel R_D$
 $r_d \geq 10 R_D$

For Z_o

$$V_i = 0 \Rightarrow V_{gs} = 0 \Rightarrow g_m V_{gs} = 0$$

$$Z_o = r_d \parallel R_D \parallel R_F$$



Approximating

$$R_F \gg r_d \parallel R_D$$

$$r_d \geq 10 R_D$$

$$Z_o \approx r_d \parallel R_D \quad | \quad R_F \gg r_d \parallel R_D$$

$$Z_o \approx R_D \quad | \quad r_d \geq 10 R_D$$

$$Z_D \approx R_D \quad \left| \quad R_F \gg Y_d \parallel R_D, \quad Y_d \geq 10R_D \right.$$

Voltage gain?

Apply KCL to node D.

$$I_i = g_m V_{gs} + \frac{V_o}{Y_d \parallel R_D}$$

$$V_{gs} = V_i \\ \Rightarrow I_i = g_m V_i + \frac{V_o}{Y_d \parallel R_D}$$

$$\Rightarrow \frac{V_i - V_o}{R_F} = g_m V_i + \frac{V_o}{Y_d \parallel R_D}$$

Rearrange $\Rightarrow V_o$ on one side, V_i on other side \rightarrow take the ratio

$$A_v = \frac{V_o}{V_i} = \frac{\frac{1}{R_F} - g_m}{\frac{1}{Y_d \parallel R_D} + \frac{1}{R_F}}$$

$$\frac{1}{Y_d \parallel R_D} + \frac{1}{R_F} = \frac{1}{Y_d \parallel R_D \parallel R_F}$$

Approximating $g_m \gg \frac{1}{R_F}$

$$A_v \approx \frac{-g_m}{1/Y_d \parallel R_D \parallel R_F}$$

$$1 \div \frac{1}{X} = X$$

$$\Rightarrow A_v = -g_m (Y_d \parallel R_D \parallel R_F)$$

$$A_v = -g_m R_D$$

Lecture 7

4/11/19

Sidra Smith's Microelectronics



Active load And Passive / Resistive load
 ↳ C.S

R_D → FET amplifier } current source.
 R_C → BJT amplifier }
 ↳ C.E

It is very difficult to realize value of particular resistance.

in ICs we use C.S and C.E amplifier.

↳ in place of R_D or R_C .




Why?

- It is much easier to create sources which are implemented using transistors.
- ↳ values of resistors are very

difficult to realize. and implement resistive values precisely.


- Using C_{in} source because it provides a very high (ideally infinite) resistance and thus we obtain a much higher gain than a finite R_D or R_C is used.

The AC eq circuit for fig 2 is as;




Current sources are connected in parallel
Voltage " " " " in series.

Two voltage sources connected in parallel → the larger one feeds the smaller.
→ In series → both have effect on the load.



Ideal voltage source has zero internal resistance.
" current " " infinite " "



A load is something that draws current from the source.

All resistors ^{→ appliances} are connected in parallel \rightarrow so equivalent resistance decreases \rightarrow and hence current increases \rightarrow power increases \rightarrow bill increases

- The behaviour of device in saturation region B like a current source.


- Three configurations
 common drain, common source, common gate
 \rightarrow and accordingly 3 amplifier circuits.
 \rightarrow for BJT, common base, common emitter, common collector.

Common source \rightarrow 180° phase shift.


Common drain \rightarrow source follower \rightarrow Impedance matching
 \rightarrow Buffer

Common collector \rightarrow emitter follower \uparrow

\rightarrow high i/p impedance and low output impedance.





for two resistors



$$R_{eq} = \frac{R_1 \times R_2}{R_1 + R_2}$$

$$R_{eq} = \frac{R_1 (R_2 \parallel R_3)}{R_1 + (R_2 \parallel R_3)}$$

Q Determine the voltage gain in the circuit.



$$V_o = -g_m V_{gs} (R_D || R_L)$$

$V_{gs} = ?$

$$V_g = V_{gs} + V_s$$

$$V_i = V_{gs} + g_m V_{gs} R_s$$

$$V_{gs} = \frac{V_i}{1 + g_m R_s}$$

$$V_o = -g_m \left(\frac{V_i}{1 + g_m R_s} \right) (R_D || R_L)$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m (R_D || R_L)}{1 + g_m R_s}$$

$Z_i = \infty$ $Z_o = R_D$

R_L is the load \rightarrow say speaker
 \hookrightarrow resistors in ohms.
 Z_o m k Ω .

Uptill now we have determined Z_i , Z_o , A_v without considering the signal source resistance and load resistance.

There are two approaches to perform small signal analysis.


- Small signal equivalent model approach.
- Two port system approach

↳ In this case, we analyze the circuit at terminal level rather than component level.

The same formulas of BJT are applicable here for FETs.

Three voltage gains.


- Voltage gain with no load. \rightarrow maximum
- Voltage gain with load.
- Overall voltage gain



$$A_{vL} = \frac{R_L}{R_L + R_o} A_{vNL} \quad A_{vNL} = \frac{V_o}{V_i}$$

$$A_{iL} = -A_{vL} \frac{Z_i}{R_L}$$

$$A_{vs} = \frac{V_o}{V_s} \times \frac{V_i}{V_s}$$



$$A_{VS} = \left(\frac{R_i}{R_i + R_{sig}} \right) \left(\frac{R_i}{R_L + R_o} \right) A_{VNL}$$

$$A_{VNL} > A_{VL} > A_{VS}$$

→ low gain out drain source chanel


Due to high i/p impedance of FETs source impedance doesn't effect the output impedance.

i/p impedance is not affected by applied load.

High resistance provides safety for FET.
 ↳ not true for BJT.

Z_o doesn't include R_L .

Self Bias Configuration.




$$A_{Vs} = \frac{V_o}{V_s} = \frac{V_i}{V_s} \cdot \frac{V_o}{V_i}$$

$$\frac{V_i}{V_s} = \frac{R_g}{R_s + R_{sig}}$$

$$A_{Vs} = -g_m \left(\frac{R_{sig}}{R_s + R_{sig}} \right) (r_d || R_D || R_L)$$

The small signal AC eq circuit;



$$z_i = R_g \quad z_o = r_d || R_D$$

$$V_o = -g_m V_{gs} (r_d || R_D || R_L)$$


A_{Vs} doesn't include the effect of V_s or R_{sig}
 $V_i = V_{gs}$

$$V_o = -g_m V_i (r_d || R_D || R_L)$$

$$A_{VL} = -g_m (r_d || R_D || R_L)$$

$$A_{NL} = -g_m (r_d || R_D)$$

By two port system approach



$$A_{VL} = \frac{R_L}{R_o + R_L} \quad A_{NL}$$

$$A_{NL} = -g_m (r_d || R_D)$$

$$A_{vL} = \frac{-g_m R_L (r_d \parallel R_D)}{r_d \parallel R_D + R_L} = -g_m (r_d \parallel R_D \parallel R_L)$$

$$A_{vS} = \frac{V_o}{V_s} = \left(\frac{V_o}{V_i} \right) \times \left(\frac{V_i}{V_s} \right)$$

↳ A_{vL} ↳ f_i f_o

$$\frac{V_i}{V_s} = \frac{R_i}{R_i + R_{s2}}$$

$R_i = R_g \rightarrow$ internal component.

$$A_{vS} = \frac{-g_m (R_D \parallel R_L)}{1 + g_m R_s} \rightarrow \text{exact equation}$$

r_d is very large.

$$g_m R_s \gg 1$$

$$A_{vL} \approx \frac{-R_D \parallel R_L}{R_s} \quad \left| \text{since } g_m R_s \gg 1 \right.$$

$$R_D > R_L$$

$$A_{vL} \approx -\frac{R_L}{R_s}$$


Cascaded system.

a i/p impedance of the second stage acts as a load for the first stage.

(iv) i/p impedance of the following stage acts as a load for the previous stage.

Why cascading?

To increase voltage gain




$$V_o = A_{v1} A_{v2} A_{v3} \dots A_{vn} V_i$$

$$\frac{V_o}{V_i} = A_{v1} \cdot A_{v2} \cdot A_{v3} \dots A_{vn}$$

$$A_v = A_{v1} \cdot A_{v2} \cdot A_{v3} \dots A_{vn}$$

$$A_v / \text{dB} = 20 \log_{10} A_v$$

$$A_p / \text{dB} = 10 \log_{10} A_v$$



$$V_o = A_{v1} \times A_{v2} \times V_i \text{ (total)}$$

$$A_v \approx \frac{V_o}{V_i} \approx A_{v1} \times A_{v2} \text{ (approx)}$$

$$\Rightarrow A_v = A_{v1} \times A_{v2}$$

$$A_{v1} \approx -g_{m1} R_{o1}$$

$$A_{v2} \approx -g_{m2} R_{o2}$$

$$\Rightarrow A_v = g_{m1} g_{m2} R_{o1} R_{o2}$$


↳ No phase shift.

DMOSFET and JFET used for amplification
EMOSFET used for switching.

$$\frac{V_{o2}}{V_i} = V_o$$

20

$$V_o = V_i$$



Final

Chapter 10

Operational Amplifier (Op Amp)

operation \rightarrow mathematical operations.

IC \rightarrow 741

Vacuum tube \rightarrow semiconductor \rightarrow ICs

Very high gain differential amplifier with very high input impedance and low output impedance.

Ideal Xties of Op Amp

koracademy.com

$A_v \rightarrow \infty$

koracademy.com

$Z_i \rightarrow \infty$

$Z_o \rightarrow 0$

koracademy.com

$BW \rightarrow \infty$

Open loop voltage

advantage?

advantage?

passes

gain

overloading effect

impedance matching

all frequencies

By connecting external components we will obtain a fixed amount of gain.

seems easier.

Uses ?


- Voltage amplitude changes
- Oscillators.
- Filters
- many types of instrumentation circuits.



- + non inverting input.
- inverting input
- i/p and o/p are in phase.
- i/p and o/p are out of phase by 180° .


Modes of Operation.


- 1- Single i/p ended operation.
 ↳ signal is applied at one of the input and the other i/p is grounded.



- 2- Double ended (differential) i/p operation

i/p is provided at both terminals and none of the terminal is grounded.





$$V_o = V_{i2} - V_{i1}$$


If $V_{i1} > V_{i2} \Rightarrow V_{o2}$

Mode of operation
 If $V_{i1} < V_{i2}$

We can also have two outputs which are out of phase by 180° .

- Double ended output operation

one i/p \rightarrow two ops of opposite polarity
 two i/ps \rightarrow " " " "



$$V_o = V_{o1} - V_{o2}$$

- ↳ difference output.
- ↳ floating signal

Both i/p's involved. \rightarrow fully differential operation.
 both o/p's involved




- Common Mode Operation.

When the same signal is applied at both inputs.

\rightarrow Ideally o/p should be zero

\rightarrow but there is still a small output.




\rightarrow CMRR

Common mode rejection \rightarrow differential amplifier should amplify the difference signal and reject the common mode signal (eg noise).

$$CMRR = \frac{A_d}{A_c} \quad \text{Ideally } \infty.$$

Date: 1/1FINALLecture 4.dB, dBW, dBm, dBV

↳ decibel

 $P_1 \rightarrow$ i/p power. $V_1 \rightarrow$ i/p voltage $I_1 \rightarrow$ i/p current $P_2 \rightarrow$ o/p power. $V_2 \rightarrow$ o/p voltage. $I_2 \rightarrow$ o/p current.

system may be an amplifier circuit.

$$1 \text{ bel} = \log_{10} \frac{P_2}{P_1}$$

koracademy.com 1 bel = 10 dB koracademy.com

koracademy.com

$$\text{No. of dBs} = 10 \log \frac{P_2}{P_1}$$

where $\frac{P_2}{P_1}$ is the power gain (A_p).

→ If the power gain is 10 dB, the o/p power is 10 times input power.

$$\log_{\text{base}} = \frac{1}{\text{base}}$$

Positive dB indicates gain and negative indicates loss.

$$\text{eg } P_1 = 100\text{W} \quad P_2 = 1000\text{W} \quad \Rightarrow \quad A_p = 10 \text{ dB.}$$

$$\rightarrow \text{If } P_1 = 100\text{W} \quad P_2 = 10\text{W} \quad \Rightarrow \quad A_p = \frac{1}{10} = 0.1$$

$$\text{Also } A_p = 10 \log 0.1 = 10 \log_{10} 10^{-1} = -10 \text{ dB}$$

↳ loss.

Bilal Register

If A_p is -10dB , o/p P is 10 times smaller than i/p power.

Date: / /

A_p of an amplifier circuit is 10dB . $P_1 = 10\text{W}$
 $P_2 = 10 \times 10 = 100\text{W}$

If A_p is 3dB , o/p power is twice that of the i/p power. $\Rightarrow P_2 = 2P_1$

If A_p is -3dB , o/p is half of i/p power.
 $P_2 = \frac{1}{2} P_1$

eg $A_p = 3\text{dB}$, $P_2 = 60\text{W}$ $P_1 = ?$
 $P_2 = 2P_1 \Rightarrow P_1 = \frac{P_2}{2} = 30\text{W}$

eg $A_p = -3\text{dB}$, $P_2 = 60\text{W}$ $P_1 = ?$
 $P_2 = \frac{1}{2} P_1 \Rightarrow P_1 = 2P_2 = 120\text{W}$

\rightarrow If we are given simple single power?
 In that case we use dBW or dBm .

$\text{dBW} \rightarrow$ decibel watt $\text{dBm} \rightarrow$ dB milliwatt

Reference power is 1W . Reference power is 1mW .

$$P|_{\text{dBW}} = 10 \log \frac{P}{1\text{W}}$$

$$P|_{\text{dBm}} = 10 \log \frac{P}{1\text{mW}}$$

eg Express $P = 100\text{W}$ in dBm and dBW .

$$P|_{\text{dBm}} = 10 \log \frac{P}{1\text{mW}} = 10 \log \frac{100\text{W}}{1\text{mW}}$$

$$= 10 \log \frac{100 \times 1000\text{mW}}{1\text{mW}}$$

Bilal Register

Date: 1/1

$$10 \log_{10} 10^5 = 10 \times 5 \log_{10} 10 = \underline{50 \text{ dBm}}$$

$$\begin{aligned} \Rightarrow P|_{\text{dBW}} &= 10 \log_{10} \frac{P}{1 \text{ W}} = 10 \log_{10} \frac{100 \text{ W}}{10 \text{ W}} \\ &= 20 \text{ dBW} \end{aligned}$$

$$P|_{\text{dBm}} = P|_{\text{dBW}} + 30$$

$$P|_{\text{dBW}} = P|_{\text{dBm}} - 30$$

Voltage Gain in dB ?

We assume that i/p and o/p resistance are of 1Ω .

$$R_1 = R_2 = 1 \Omega$$

Three expressions for Power;

$$P = VI, \quad P = \frac{V^2}{R}, \quad P = I^2 R$$

mW.

$$A_p = 10 \log_{10} \frac{P_2}{P_1} = 10 \log_{10} \frac{V_2^2 / R_2}{V_1^2 / R_1}$$

$$A_v = 10 \log_{10} \left(\frac{V_2}{V_1} \right)^2 = 20 \log_{10} \left(\frac{V_2}{V_1} \right)$$

$$\begin{aligned} A_p = 3 \text{ dB} &\Rightarrow A_v = 6 \text{ dB} \\ \left. \begin{aligned} B_2 = 2P_1 \\ V_2 = 2V_1 \end{aligned} \right\} \end{aligned}$$

Bilal Register

Date: / /

If one voltage is given \rightarrow taken reference
 $1V$

$$\frac{V}{dBV} = 20 \log \frac{V}{1V}$$

\rightarrow reference

Current Gain in dB

$$A_p = 10 \log_{10} \left(\frac{P_2}{P_1} \right) = 10 \log_{10} \left(\frac{I_2^2 R}{I_1^2 R} \right)$$

$$= 10 \log_{10} \left(\frac{I_2}{I_1} \right)^2$$

$$\frac{A_I}{dB} = 20 \log_{10} \left(\frac{I_2}{I_1} \right)$$

Negative voltage gain indicates phase reversal.

Negative power gain indicates power loss.

\rightarrow In cascaded systems, the gains are multiplied.
 \rightarrow Similarly in dBs also

$$\frac{A_v}{dB} = 20 \log_{10} A_v = 20 \log_{10} (A_{v1}, A_{v2})$$

$$= 20 \log_{10} A_{v1} + 20 \log_{10} A_{v2} + \dots$$

Date: / / CMRRCommon Mode Rejection Ratio.

↳ The ability of amplifier to amplify the difference (desired) signal and reject the common (unwanted) signal.

The fundamental unit (block) of op amp is differential amplifier. → cascaded with each other.

↳ resulting in a very high gain

ch of ideal op amp

→ Open loop voltage gain is infinite.

→ i/p impedance is infinite.


→ o/p impedance is zero.

→ Bandwidth is infinite

↳ from DC to infinity → all pass.

→ popular connection used in integrated circuits.

A basic differential amplifier circuit is shown;



Date: / /

We assume that the two transistors are matched i.e.


$$V_{BE1} = V_{BE2} = V_{BE}$$

$$I_{B1} = I_{B2} = I_B$$

$$I_{C1} = I_{C2} = I_C$$

$$I_{E1} = I_{E2} = I_E$$

Q_1 and Q_2 are matched.




if we add +3V



When transistors are not properly matched, we will have a dc offset.

Symbol for the differential amplifier is as;



Don't confuse it with op amp.



Bilal Register

Date: / /


Apply signal at one terminal while the other I/P is grounded \rightarrow single ended operation.

Double ended operation \rightarrow signals of opposite polarities are provided at both the I/P terminals.

Diff Amp amplifies difference of both the signals.

Common Mode operation \rightarrow When the same signal is applied at both inputs.

Darlington pair is also called super β transistor.
 \rightarrow provides very high current gain.



$$I_{E1} = \beta_1 I_{B1}$$

$$\beta_D = \beta_1 \beta_2$$

$$I_{E2} = \beta_2 I_{E1}$$


$$I_{E2} = \beta_1 \beta_2 I_{B1}$$

$$I_{E2} = \beta_D I_{B1}$$

DC Analysis of Diff Amp Circuit

Capacitors are replaced by open circuit equivalent and AC sources are grounded.

Date: / /



$$V_E = V_{EB} + V_B$$

$$V_{BE} = -V_{EB} \Rightarrow V_{EB} = -V_{BE}$$

$$\Rightarrow V_E = -V_{BE} + V_B$$

$$V_B = 0V$$

$$\Rightarrow \boxed{V_E = -0.7V}$$

$$I_E = ?$$

$$I_E = \frac{V_E - (-V_{EE})}{R_E} = \frac{V_E + V_{EE}}{R_E}$$

$$\boxed{I_E = \frac{V_{EE} - 0.7}{R_E}}$$

Bilal Register

Date: / /

 $I_c = ?$

$$I_{c1} = I_{c2} = I_c = \frac{I_E}{2}$$

$$\Rightarrow I_c = \frac{V_{EE} - 0.7}{2R_E}$$

 $V_c = ?$


$$V_{c1} = V_{c2} = V_c = \frac{V_{CC}}{2} - I_c R_c = \frac{I_E R_c}{2}$$

$$V_c = \frac{V_{EE} - 0.7}{2R_E} (R_c)$$

DC analysis is performed to establish the Q point.


AC analysis of the Diff Amp Circuit.

Capacitors are short circuited and DC sources are grounded.



Date: / /


The AC equivalent circuit is,




Three AC models: re model, hybrid, and hybrid π model.

used for high frequency

The re model for common emitter amplifier circuit is as,



Date: / /



AC circuit

↳ Superposition theorem → one source at a time

→ say $V_{2/2}$ is grounded

↳ still we can take output from both

transistors → How?

signal is given at base of Q_1 → so opp appears at collector and emitter

↳ if opp is taken from collector → C-E
 ↳ if " " " emitter → C-C

emitter is common → so the same signal appears at emitter of Q_2 → i/p → base is grounded
 opp from collector → C-B

V_{01} and V_{02} will be out of phase by 180° as shown in figure.


Similarly if Q_2 is grounded.

Q_2 → C-E, C-C Q_1 → C-B

Bilal Register

Date: / /

Superposition on the re model;
Say V_2 is shorted first



Assuming R_E to be very large and applying
KVL to the loop


$$-V_{i1} + I_B r_i + I_B R_1 = 0$$

$$I_B = I_{B1} = I_{B2} = I_B$$

$$r_i = r_{i1} = r_i = \beta r_e$$

$$\beta_1 = \beta_2 = \beta$$

$$I_B = \frac{V_{i1}}{2r_i} = \frac{V_{i1}}{2\beta r_e}$$



$$I_B = \frac{V_{i1}}{2r_i} = \frac{V_{i1}}{2\beta r_e}$$

$$I_C = \beta I_B = \frac{\beta V_{i1}}{2\beta r_e}$$

$$I_C = \frac{V_{i1}}{2r_e}$$

$$V_o = ? \quad V_o = I_C R_c = \frac{V_{i1} R_c}{2r_e}$$

$$\frac{V_o}{V_{i1}} = \frac{R_c}{2r_e}$$

$$A_v = \frac{R_c}{2r_e}$$

single ended
with gain
available at either
collector.

Bilal Register


The double ended voltage gain is twice the single ended.

$$\frac{V_o}{V_d} = A_d = \frac{R_c}{r_e}$$

$A_d \rightarrow$ differential voltage gain.

$V_d \rightarrow$ difference signal. $= V_{i1} - V_{i2}$

Now Common Mode Operation




Ideally opp should be zero for common mode operation

\rightarrow so gain is zero $\rightarrow A_c$

$$CMRR = \frac{A_d}{A_c} \quad \text{Ideally infinite}$$

The r_e model for common mode is shown on the next page.

Date: / /



Apply KVL to the loop.

$$-V_i + I_b R_i + 2(\beta + 1)I_b R_E = 0$$

$$I_b = \frac{V_i}{R_i + 2(\beta + 1)R_E}$$

$$I_c = \beta I_b$$

$$V_o = I_c R_C$$

$$V_o = \beta I_b R_C = \frac{\beta V_i R_C}{R_i + 2(\beta + 1)R_E}$$

Voltage gain

$$\frac{V_o}{V_i} = \frac{\beta R_C}{R_i + 2(\beta + 1)R_E} = A_c \quad \text{common mode gain.}$$

Application of Diff Amp \rightarrow in ICs $R_E \propto$ large \leftarrow problem \leftarrow \hookrightarrow requires larger area \hookrightarrow Replace by current source \hookrightarrow has infinite ideal resistance

Fig 10-20 and 10-21


Bilal Register

Date: 1/1

Op-Amp Basics

- i/p impedance in mega ohms
- o/p " less than 100 ohms.
- very high gain differential amplifier.
- open loop gain is in range 10^5 to 10^6 .

Symbol



+ → non inverting input - → inverting input


o/p and i/p are in phase

i/p and o/p are out of phase by 180°


Characteristics of ideal op-amp

$A_v \rightarrow \infty$ open loop gain $R_i \rightarrow \infty$
 $BW \rightarrow \infty$ $R_o \rightarrow 0$

The ac equivalent circuit of op-amp is as;
 (practical)



Ideally



Bilal Register


Date: / /

Virtual ground \rightarrow physically does not exist but helps in the analysis of circuit.

Inverting Amplifier

is any amplifier circuit that gives opp that is 180° out of phase w.r.t inputs.

IC CoS in FET, CoE in BJT
 (ii) op amp in inverting mode.




CA bc R_i is infinite.

Node a

KCL assuming that all currents are leaving the node

virtual ground / virtual short

two points are at same potential



$$\frac{V_a - V_i}{R_i} + \frac{V_a - V_o}{R_f} = 0$$

As $V_a = 0$

$$-\frac{V_i}{R_i} - \frac{V_o}{R_f} = 0$$

$$\frac{V_o}{R_f} = -\frac{V_i}{R_i}$$


$$A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_i}$$

\rightarrow closed loop gain \rightarrow now is constant \rightarrow depending on R_f and R_i


Date: / /

If you just want to invert the signal and not amplify it \rightarrow put $R_f = R_i$

If you want to first amplify then invert \rightarrow use the following circuit



Non Inverting Amplifier



Note \rightarrow no current entering or leaving

$$\frac{V_a - 0}{R_i} + \frac{V_a - V_o}{R_f} = 0$$

Virtual short $\Rightarrow V_i = V_a$

$$\frac{V_i}{R_i} + \frac{V_i - V_o}{R_f} = 0$$

$$\frac{V_i}{R_i} + \frac{V_i}{R_f} - \frac{V_o}{R_f} = 0$$

$$V_i \left(\frac{1}{R_i} + \frac{1}{R_f} \right) = \frac{V_o}{R_f}$$

$$V_i \left(\frac{R_i + R_f}{R_i R_f} \right) = \frac{V_o}{R_f}$$


Date: / /

$$\frac{V_o}{V_i} = \frac{R_i + R_f}{R_i} \quad \text{i/p and o/p are in phase.}$$

$$\Rightarrow A_{CL} = \frac{V_o}{V_i} = 1 + \frac{R_f}{R_i}$$

Voltage Follower / Unity Follower / Buffer
To make gain equal to unity

make $R_i = \infty$
"F $\rightarrow 0$




\rightarrow exactly
 $A_v = 1$
 $V_o = V_i$

Lecture 2

2/12/19

Diff amp \Rightarrow amplifies the difference of the input signal.



$Z_i = R_i$

Ideal op Amp X hrs
 $A_{CL} \rightarrow \infty$ $R_i \rightarrow \infty$ $R_o \rightarrow 0$ $BW \rightarrow \infty$

Current flows through actual ground and not through virtual ground.

$$I_i = I_f + I^{no}$$


$$\frac{V_i - V_a^{no}}{R_i} = \frac{V_a - V_o}{R_f} \quad V_i = -\frac{V_o}{R_i R_f}$$

Bilal Register

Date: / /

$$\rightarrow A_{CL} = \frac{V_o}{V_i} = \frac{-R_f}{R_i}$$

Similarly for non inverting amplifier.



$$A_{CL} = 1 + \frac{R_f}{R_i}$$

Here $Z_i = \infty$


In BJT common collector provides a gain less than 1. \rightarrow emitter follower.
 In FET source follower provides voltage gain less than 1. \rightarrow common drain.

absunder \rightarrow $\int \frac{1}{x} dx$

Summing Amplifier

\rightarrow Op Amp can also be used to provide algebraic sum of inputs, with a separate gain factor multiple

\rightarrow For every input, there is a separate gain multiplier.



we opamp is used in inverting mode

Also called inverting summing amplifier.

Virtual ground

KCL to find a

$$\frac{V_a - V_1}{R_1} + \frac{V_a - V_2}{R_2} + \frac{V_a - V_3}{R_3} + \frac{V_a - V_o}{R_f} = 0$$

Bilal Register

Date: / /

$$V_q = 0$$

$$\Rightarrow V_o = - \left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right)$$

$\frac{R_f}{R_n} \rightarrow$ constant gain multiplier / scale factors for the n^{th} input.

If $R_f = R_1 = R_2 = R_3$

$$\Rightarrow V_o = - (V_1 + V_2 + V_3)$$

Here we have shown only three inputs, we can also have more.

Example

$$V_1 = +1V \quad V_2 = +2V \quad V_3 = +3V$$

$$R_1 = 500k\Omega \quad R_2 = 1m\Omega = R_3 = R_f = 1m\Omega$$

$$V_o = - \left(\frac{1m\Omega}{500k} + \frac{1m\Omega(2)}{1m\Omega} + \frac{1m\Omega(3)}{1m\Omega} \right)$$

$$V_o = -7$$

Example

$$V_1 = -2V \quad V_2 = +3V \quad V_3 = +1V$$

$$R_1 = 200k\Omega \quad R_2 = 500k\Omega \quad R_3 = R_f = 1m\Omega$$

$$V_o = - \left(\frac{1m\Omega}{200k} (-2) + \frac{1m\Omega(3)}{500k} + \frac{1m\Omega(1)}{1m\Omega} \right)$$

$$V_o = +3V$$

Bilal Register


Date: / /

Integrator can act as a low pass filter.

Integrator




Both i/p and feedback are passive and resistive elements in op.



In inverting amplifier, if we replace feedback resistor by a capacitor → the resulting circuit is called integrator.

o/p is integration of i/p with inversion.



i/p element → resistive
feedback element → capacitive

$$I_c = C \frac{dV}{dt}$$

KCL at node a using the concept of virtual ground.

$$\frac{V_a - V_i}{R} + C \frac{d(V_a - V_o)}{dt} = 0$$

$$V_a = 0 \quad -\frac{V_i}{R} - C \frac{dV_o}{dt} = 0$$

$$\Rightarrow \int dV_o = \int -\frac{1}{RC} V_i dt$$

Integrate

$$V_o = -\frac{1}{RC} \int V_i dt$$

Gain factor = $\frac{1}{RC}$

$$\Rightarrow V_o \propto -\int V_i dt$$

Bilal Register

Date: / /

Unit of RC is second.

$$RC = \frac{V}{I} \times \frac{Q}{V} \rightarrow RC = \text{sec}$$

$$\textcircled{2} \quad \tau = RC = \frac{\Omega}{V} \times F = \frac{V}{A} \times \frac{A}{V} \text{ s}$$

$$RC = \text{sec}$$

Integrator circuit is used in analog computers.
Can be used to solve differential equations.

Integrator provides the ability to solve electrical analogues of physical problems.

→ It provides continuous summation.

Integration is a linear operation.

$$\hookrightarrow \int (V_1 + V_2) dt = \int V_1 dt + \int V_2 dt$$

The gain of this amplifier circuit is $-\frac{X_c}{R}$

$$X_c = \frac{1}{\omega C} = \frac{1}{2\pi f C}$$

$$\hookrightarrow \text{gain} = -\frac{1}{2\pi f RC}$$

At DC this amplifier circuit will behave just like an open loop.

→ the gain becomes infinite → open loop gain.

Integrator is a low pass filter b/c as frequency increases, gain reduces.

At a certain time, some frequency will be blocked.

Bilal Register


Date: / /

For wtt off frequency

$$2\pi fRC = 1$$

$$\Rightarrow f = \frac{1}{2\pi RC}$$


Half power point



↳ At this frequency
 o/p power is half
 of i/p power. ↳ -3dB
 ↓
 In terms of A_v , this
 point is -6dB

We can also apply multiple inputs → then it will be called summing integrator.


Example



This signal is applied to integrator with $R=1m\Omega$
 $C=1\mu F$

$$\frac{1}{RC} = \frac{1}{1 \times 10^{-6} \times 10^6 \times 1} = 1$$

$$V_o = -\frac{1}{RC} \int V_i dt = -50 \times 10^{-3} t$$



If i/p is constant → o/p is ramp
 if i/p is ramp → o/p is square (pulsed)

For operational amplifier → If we try to increase the o/p then the power supply → the device will be in saturation mode.

As $\frac{1}{RC}$ increases, slope of o/p increases → it becomes more steeper.

Bilal Register

Date: 1/1



Example $V_i = V_m = 50 \text{ mV}$ $t = 2 \text{ s}$ is applied to an op.

The circuit parameters of op are $R_1 = 100 \text{ k}\Omega$, $C = 0.1 \mu\text{F}$, supply voltages are $+V_s$ and $-V_s = 12 \text{ V}$.

The initial voltage/charge on capacitor is zero.

(i) Calculate the opp voltage $V_o(t)$.

(ii) Plot $V_o(t)$ vs time.



$$V_c(0) = 0 \Rightarrow V_o(0) = 0$$

$$V_i(t) = 50 \text{ mV} \quad 0 \leq t < 1$$

$$V_i(t) = -50 \text{ mV} \quad 1 \leq t < 2$$

$$V_o(t) - V_o(t_i) = -\frac{1}{RC} \int_{t_i}^t V_i(t) dt$$

For the first time interval, i.e. 0 to 1.

$$V_o(t) - V_o(0) = -\frac{1}{0.1 \times 100 \times 10^3 \times 0.1 \times 10^{-6}} \int_0^t (50 \times 10^{-3}) dt$$

$$= -5 \Big|_0^t \Rightarrow \boxed{V_o(t) = -5t}$$

$$\hookrightarrow 0 \leq t < 1$$

Bilal Register

Now the voltage across capacitor will become the initial voltage for the next case.
 i.e. at $t = 1s$

Now for second time interval $1 \leq t < 2$

At $t = t_1 = 1s$

$$V_o(t) = V_o(t_1) = V_o(1) = -5V$$

↓
 initial voltage across capacitor. i.e. the initial opp voltage for -ve half cycle of i/p voltage

$$V_o(t) - V_o(t_1) = -\frac{1}{RC} \int_{t_1}^t V_i(t) dt$$

$$t_1 = 1s \quad V_o(t_1) = -5V$$


$$V_o(t) - (-5V) = -\frac{1}{100 \times 10^3 \times 6.1 \times 10^{-6}} \int_1^t -50 \times 10^3 dt$$

$$V_o(t) + 5 = 5t - 5$$

$$V_o(t) = 5t - 10 \quad \text{for } 1 \leq t < 2$$


↳ when we put $t=2$ here, it becomes zero.

-10 → y intercept.
 → i/p is periodic wave form with period 2s → so o/p will be periodic with period 2s.




Date: / /

⇒ Apply a sinusoid at the input of integrator and plot the output waveform.




Time period is 2s.

$$V_o(t) = -\frac{1}{RC} \int V_i(t) dt$$




$$= -\frac{1}{RC} \int V_m \sin \omega t dt = -\frac{1}{RC} \cos \omega t$$



This question is assignment.

Summing Integrator



$$V_o = - \left(\frac{1}{R_1 C} \int V_1 dt + \frac{1}{R_2 C} \int V_2 dt + \frac{1}{R_3 C} \int V_3 dt \right)$$

Bilal Register

Date: / /

Summing integrator finds its application in analog computers.

$C \rightarrow$ feedback element $R_1, R_2, R_3 \rightarrow$ i/p resistive elements.
 \downarrow
 reactive component
 \rightarrow -ve feedback phenomena.

\rightarrow Helps solving differential equations electrically.


Example $C = 1 \mu F$ $R_1 = 200 k\Omega$ $R_2 = 100 k\Omega$
 $R_3 = 1 M\Omega$

$$\frac{1}{R_1 C} = \frac{1}{200 \times 10^3 \times 1 \times 10^{-6}} = 5$$

$$\frac{1}{R_2 C} = \frac{1}{100 \times 10^3 \times 1 \times 10^{-6}} = 10$$

$$\frac{1}{R_3 C} = \frac{1}{1 \times 10^6 \times 1 \times 10^{-6}} = 1$$


Analogous computation representation of three input summing integrator.




\rightarrow This symbol just shows the scale factors.

Bilal Register

Date: / /

Differentiator

Swap the positions of R and C in the integrator circuit to get differentiator.



Apply KCL to node 'a' and applying the concept of virtual ground.

$$C \frac{d}{dt} (V_a - V_i) + \frac{V_a - V_0}{R} = 0$$

$$V_a = 0$$

$$V_0 = -RC \frac{dV_i}{dt}$$

So differentiator provides two operations;


- 1- Differentiation
- 2- Amplitude reversal

Date: / /

eg $V_i = \sin \omega t$

$$V_o = -RC \frac{d}{dt} \sin \omega t$$


say $RC = 1 \Rightarrow V_o = -\omega \cos \omega t$



The gain of this circuit is $\frac{-R}{X_c} = -R\omega C$
 $X_c = \frac{1}{2\pi f C}$

$f \uparrow \Rightarrow \text{gain} \uparrow$

\Rightarrow differentiator is a high pass filter



high pass filter




low pass

$$X_c = \frac{1}{2\pi f C}$$

$$X_c \downarrow f \uparrow$$



Low pass filter






High pass

$$X_L = 2\pi f L \quad X_L \uparrow f \uparrow$$

Date: 11

Reactance \rightarrow opposition to AC.

let
$$V_o = Z + \frac{dV_i}{dt} = \int \frac{V_i}{Z} dt$$



Bilal Register

Date: / /

Arrow \rightarrow splice \rightarrow impulse function

offset voltage

strength / weight \rightarrow depends on jump
 \hookrightarrow downward to upward $\rightarrow +ve$
 \hookrightarrow up to down $\rightarrow -ve$

Fourier series is used for the spectral representation of aperiodic signals.

cos is even function \rightarrow symmetrical w-r-t vertical axis.

sin is odd function.

Lecture 3


09/10/19

Develop circuit for the following equation.

$$V_o = \int V_i dt$$

The o/p of integrator is $V_o = -\frac{1}{RC} \int V_i dt$
 make $RC = 1$.


To remove $-ve$ sign, pass it through another inverting amplifier with unity gain.




Integrator is a low pass filter. $f \uparrow$ Gain \downarrow

Bilal Register

At DC gain is maximum.
 As frequency increases; gain reduces
 ↳ just like an open circuit → open loop
 ↳ gain will be open loop gain




To avoid saturation (open loop operation), we place a resistor R_2 as shown.



Now by installing R_2 , the gain becomes as shown.

$$f \uparrow \Rightarrow X_c \downarrow, A_v \downarrow$$

Let $V_i = 5 \cos(2\pi \times 60)t$



Differentiator performs

- (i) Differentiation
- (ii) amplitude / phase reversal.

Bilal Register

For differentiator, $V_o = -RC \frac{dV_i}{dt}$

$$= -1 \times 10^6 \times 10^{-6} \frac{d}{dt} (5 \cos(2\pi \times 60)t)$$

$$= -5 \times 2\pi \times 60 (-\sin(2\pi \times 60)t)$$

$$= 10\pi \times 60 (\sin 2\pi \times 60t)$$


$$= 600\pi \sin(2\pi \times 60t)$$

As $\omega = 2\pi f$

$$2\pi \times 60 = 2\pi f$$

$$f = 60 \text{ Hz}$$

$$\Rightarrow T = \frac{1}{60} \text{ sec.}$$




$V_p = 5V$
 $V_{p-p} = 10V$
 $V_{rms} = \frac{V_p}{\sqrt{2}}$

Both cos and sine are sinusoidal functions but with a phase shift of 90° .

Sin lags, Cos leads
 $\sin \omega t = \cos(\omega t - 90^\circ)$, $\cos \omega t = \sin(\omega t + 90^\circ)$


For o/p period is the same.




$V_p = 600\pi V$
 $V_{p-p} = 1200\pi V$

Date: / /

→ Input to integrator is as shown;



For the +ve pulse → -ve ramp
 No signal → capacitor retains previous voltage
 -ve pulse → increases till the next pulse.
 ↳ change polarity



Why $\frac{1}{RC}$? slope

$\frac{1}{RC} \uparrow \Rightarrow \uparrow$ slope

$\frac{1}{RC} \downarrow \Rightarrow \downarrow$ slope

Whenever a fixed voltage is applied to integrator, the output is a ramp.

Date: 1/1 Chapter 14

Feedback and Oscillator Circuits:

Feedback → take some part of output and apply it at the input.

How -ve or +ve? Depends in the **relative polarity** of the signal being fed back to the circuit. **w.r.t input signal.**


If polarity of o/p is +ve w.r.t i/p → +ve feedback
" " " " -ve w.r.t i/p → -ve "

-ve feedback reduces the overall voltage gain but improves other features of the circuit.

-ve feedback phenomena is used in amplifier ckt.
+ve feedback phenomena is used in oscillator ckt.

- i/p impedance increases.
- o/p impedance reduces.
- Better stabilized voltage gain.
- Frequency response improved.
- Noise is reduced.
- More linear operations.

Block diagram of feedback amplifier.



Date: / /

β will determine the portion of o/p to be provided at i/p i.e. feedback.

→ Voltage is sensed in parallel.

→ Current is sensed in series.

Currents are subtracted in parallel.
Voltages are subtracted in series.

β is called feedback factor or feedback ratio.

Feedback Connection types

Two types.

(i) Parallel / shunt feedback.

(ii) Series feedback.

Voltage feedback

Current feedback

Voltage series
feedback

parallel

series

Parallel

→ The amplifier that uses voltage series feedback phenomena is called voltage amplifier.

→ That uses voltage shunt feedback → trans resistance amplifier.

→ Current series feedback → trans conductance amplifier.

→ Current parallel feedback → current amplifier.

The term voltage refers to connecting the i/p voltage as i/p to the feedback network.

Bilal Register

Date: / /

The term "current" refers to tapping off some of the current through the feedback network.

The term "series" refers to connecting the feedback signal in series with the i/p voltage signal. (V_s).

The term "shunt" refers to connecting the feedback signal in shunt / parallel with an i/p current source.

Series feedback connection increases the i/p impedance.
Shunt feedback " decreases " " "

Voltage feedback decreases the i/p impedance.
Current feedback increases the i/p impedance.

koracademy.com

koracademy.com

koracademy.com

Typically high i/p and lower o/p impedances are desired for most cascaded amplifiers.
 So voltage series feedback connection is preferred.

Voltage Series Feedback Connection

also called

Here all quantities are voltages.


(voltage is sensed at the o/p and are subtracted at the i/p).

i/p signal = V_s o/p signal = V_o
 feedback signal = V_f i/p to amplifier = V_i

Series shunt feedback connection

Bilal Register

Date: / /




Voltage - Shunt Feedback

whenever shunt feedback \rightarrow the signal source is current.

For series feedback \rightarrow the i/p signal source is voltage.

\rightarrow Here 3 current, 1 voltage.
 \rightarrow o/p



$I_i = I_s - I_f$

\rightarrow Also called shunt shunt feedback connection.

This is Trans resistance feedback amplifier

\rightarrow o/p = V i/p = I
 from gain.

Bilal Register


Date: / /

Current Series Feedback:

Trans ~~conductance~~ feedback.
 \hookrightarrow i/p = V o/p = I

3 voltages, 1 current
 \hookrightarrow output I_o


$$A_f = \frac{I_o}{V_s}$$



This is a series series feedback connection.

Current Shunt Feedback

Current amplifier



$$I_i = I_s - I_f$$

$$A_f = \frac{I_o}{I_s}$$

This is a shunt series feedback connection.

Gain with feedback, A_f .
 Gain without feedback, $A \rightarrow$ gain of basic amplifier.

-ve feedback reduces the overall voltage gain.


How much?

A_f is reduced by a factor $(1 + \beta A)$ from A

$$A_f = \frac{A}{1 + \beta A}$$

o Voltage Series Feedback.


All signals are voltages.



eg of amplifier const.

The feedback voltage can be represented by dependent voltage source.

To determine A , make $V_f = 0$



$$A = \frac{V_o}{V_i}$$

$$\text{As } V_i = V_s$$

$$A = \frac{V_o}{V_i} = \frac{V_o}{V_s}$$

Date: / / With Feedback.

$$V_i = V_s - V_f$$

$$V_o = AV_i = A(V_s - V_f)$$

$$V_o = A(V_s - \beta V_o) \quad V_f = \beta V_o$$

$$V_o + \beta AV_o = AV_s$$

$$V_o(1 + \beta A) = AV_s$$

$$A_f = \frac{V_o}{V_s} = \frac{A}{1 + \beta A}$$

$A \rightarrow$ open loop gain $\beta \rightarrow$ loop gain.


Gain has been reduced by a factor $(1 + \beta A)$.

This $1 + \beta A$ will also effect the input and output impedances.

Ⓐ Voltage Shunt Feedback

All signals except the o/p signal are current signals.


o/p voltage \rightarrow sensed in parallel



The feedback must
be represented by
dependent current source.
(voltage controlled)

Bilal Register

Date: / /

With no feedback

$$I_f = 0$$

$$A = \frac{V_o}{I_i}$$

$$I_i = I_s$$

$$A = \frac{V_o}{I_i} = \frac{V_o}{I_s}$$

With Feedback

$$I_i = I_s - I_f$$

$$A = \frac{V_o}{I_i} = \frac{V_o}{I_s - I_f} = \frac{V_o}{I_s - \beta V_o}$$

$$A_f = \frac{V_o}{I_s} = \frac{A}{1 + \beta A}$$

→ trans resistance gain.

or transfer resistor gain.

Input Impedance with Feedback

Series feedback connection increases input impedance.


$z_i \rightarrow$ i/p impedance without feedback

$z_{if} \rightarrow$ i/p impedance with feedback

Bilal Register

Date: / /

$V_i = V_s = V_f$



$$I_i = \frac{V_i}{Z_i} = \frac{V_s - V_f}{Z_i} = \frac{V_s - \beta V_o}{Z_i}$$

$$Z_i = \frac{V_s - \beta A V_i}{Z_i}$$

$$I_i Z_i = V_s - \beta A V_i$$

$$V_s = I_i Z_i + \beta A I_i Z_i$$

$$V_s = I_i Z_i (1 + \beta A)$$


$$\frac{V_s}{I_i} = Z_i (1 + \beta A)$$

$$\frac{V_s}{I_i} = Z_i (1 + \beta A)$$

increased.

$$\Rightarrow Z_{if} = (1 + \beta A) Z_i$$

② Voltage shunt feedback



Date: / /

$$A = \frac{V_o}{I_i} \quad \beta = \frac{I_f}{V_o} \quad Z_i = \frac{V_i}{I_i} \quad A_f = \frac{V_o}{Z_s}$$

$$Z_{if} = \frac{V_i}{I_s} = \frac{V_i}{I_i + I_f}$$


$$Z_{if} = \frac{V_i}{I_i + \beta V_o} = \frac{V_i}{I_i (1 + \beta \frac{V_o}{V_i})}$$

$$Z_{if} = \frac{Z_i}{1 + \beta A}$$

Current feedback connection increases o/p impedance
voltage feedback reduces o/p impedance.

Output Impedance


Voltage series



To determine o/p impedance V_s is grounded.

$V_s = 0$ and replace load resistance by dummy voltage source V_i .
The current supplied by this source is I .

Bilal Register



$$z_{of} = \frac{V}{I}$$

$$V = I z_0 + A V_i, \quad V_i = -V_f$$

$$V = I z_0 - A V_f, \quad V_f = \beta V$$


$$V = I z_0 - A \beta V$$

$$V + \beta A V = I z_0$$

$$z_{of} = \frac{V}{I} = \frac{z_0}{1 + \beta A}$$

③ Current Senses Feedback

current is sampled and voltage is mixed.



make $V_s = 0$ Replace R_L by voltage source.

Summary

	Voltage Series	Voltage Shunt	Current Series	Current Shunt
Z_{if}	$(1+\beta A) Z_i$	$\frac{Z_i}{(1+\beta A)}$	$(1+\beta A) Z_i$	$\frac{Z_i}{(1-\beta A)}$
Z_{of}			$(1+\beta A) Z_o$	

Lecture 4

16/12/19 .

→ Series feedback connection increases input impedance.

→ Voltage feedback decreases o/p impedance

→ Current feedback increases o/p impedance.



→ Voltage feedback decreases o/p impedance.

Linear operation?

eg i/p is sinusoidal o/p is also sinusoidal


if i/p and o/p is not similar → Non linear.

o Voltage series feedback




Date: / /

② Voltage shunt feedback



① Current Series feedback




$V_i = V_s - V_f$

koracademy.com

koracademy.com

To determine β , make $V_s = 0$ and replace load resistance R_L by a dummy voltage source V giving current I to the circuit.



Apply KCL at node a.

$I + I_o = \frac{V}{z_o}$

$$A_f = \frac{A}{1 + \beta A}$$

Date: / /

 $A > A_f$ by a factor $1 + \beta A$

$$I = \frac{V}{z_o} - I_o = \frac{V}{z_o} - AV_i$$

$$I = \frac{V}{z_o} - AV_i$$

$$V_f = +V_i$$

$$V_i = +V_f$$

$$V_f = \beta I$$

$$I = \frac{V}{z_o} + \beta I$$

$$z_{of} = \frac{V}{I} = (1 + \beta A) z_o$$

Ex 14.1 $A = -100$ $R_i = 10k\Omega$ $R_o = 20k\Omega$

for $\beta = -0.1$ and $\beta = -0.5$

Determine voltage gain, I/P impedance and o/p impedance.

① For $\beta = -0.1$

$$A_{vf} = \frac{A_v}{1 + \beta A_v} = \frac{-100}{1 + (-0.1)(-100)} = -9.09$$

$$R_{if} = (1 + \beta A_v) R_i = (1 + (-0.1)(-100))(10k\Omega)$$

$$R_{of} = \frac{R_o}{1 + \beta A_v} = \frac{20k\Omega}{1 + (-0.1)(-100)}$$

② Similarly for $\beta = -0.5$

Bilal Register

Date: / /

Reduction in frequency distortion is the advantage for negative feedback amplifier

$$A_{vf} = \frac{A_v}{1 + \beta A_v}$$

$$\text{If } \beta A_v \gg 1$$

 \Rightarrow

$$A_{vf} \approx \frac{1}{\beta}$$

\rightarrow If the feedback network is purely resistive; A_{vf} does not depend on the frequency although A_v does depend on frequency.

\rightarrow we don't want gain to vary with frequency.
 \rightarrow we want stable operation.

Frequency distortion? Variation of gain with frequency.

Reduction in noise and non linear distortion

With application of negative feedback; reduces the amount of noise signal such as power supply.

Say N = noise signal without feedback
 N_f = noise signal with feedback


$$N_f = \frac{N}{(1 + \beta A_v)}$$

which means the noise signal has been reduced by a factor $1 + \beta A_v$.

Bilal Register

Date: / /

Distortion? Change in shape of signal.



↳ non linear distortion.

say D is the distortion without feedback.

and D_f is the distortion after negative feedback applied.

$$D_f = \frac{D}{1 + \beta A}$$


Effect of feedback on Gain and Bandwidth

Overall Gain reduces: $A_f = \frac{A}{1 + \beta A}$

If $\beta A \gg 1 \Rightarrow A_f \approx \frac{1}{\beta}$


Bandwidth?

Difference b/w upper and lower cut off frequencies.



Date: / /

→ Normally open loop gain reduces as frequency increases due to active device and capacitances.



$$X_C = \frac{1}{2\pi f C}$$


At high frequency → these capacitances → short circuit

behaviour

↳ very small amount of signal appears at the base of transistor
 ↳ Hence A_{vL} is reduced.

These capacitances are called **stray capacitances**.

B.W without feedback,



→ Overall gain has been reduced.
 → Device is operating linearly over a large range of frequencies.

Date: / /

The gain-bandwidth product with and without feedback is same.

$$A \times BW = A_f \times BW_f$$

As A_f is decreased and BW_f is increased by $1 + \beta A$.

f_2 is increased by factor $1 + \beta A$
 f_1 is decreased by factor $1 + \beta A$.

Normally $f_2 \gg f_1$

So the upper cut off frequency becomes the bandwidth.

Stability

Gain stability with feedback.

How is gain stable with feedback?

$$As \quad A_f = \frac{A}{1 + \beta A} \rightarrow \textcircled{1}$$

Take derivative of $\textcircled{1}$ w.r.t A

$$As \quad d\left(\frac{v}{v}\right) = \frac{v dv - v dv}{v^2}$$

$$\frac{dA_f}{dA} = \frac{(1 + \beta A) - A(\beta)}{(1 + \beta A)^2} \rightarrow$$

Date: / /

As voltage gain has been reduced now to increase it to a desired level, we use cascading.

$$\rightarrow \frac{1 + \beta A - \beta A}{(1 + \beta A)^2} = \frac{1}{(1 + \beta A)^2}$$

divide and multiply by A

$$= \frac{A}{A(1 + \beta A)^2} = \frac{A}{A(1 + \beta A)(1 + \beta A)}$$

$$= \frac{A\beta}{A(1 + \beta A)}$$

$$\frac{dA_f}{dA} = \frac{A\beta}{A(1 + \beta A)}$$

$$\left| \frac{dA_f}{A_f} \right| = \left| \frac{1}{1 + \beta A} \right| \left| \frac{dA}{A} \right|$$

if $\beta A \gg 1$

$$\frac{dA_f}{A_f} = \left| \frac{1}{\beta A} \right| \left| \frac{dA}{A} \right|$$

$\left| \frac{dA_f}{A_f} \right|$ is the magnitude of relative / fractional change in gain with feedback and is reduced by factor $\left| \frac{1}{\beta A} \right|$ compared to relative change in magnitude $\left| \frac{dA}{A} \right|$ without feedback.

Date: / /

Example Gain, $A = -1000$
 Feedback factor, $\beta = -0.1$ has a
 Gain change of 20% due to temperature
 Calculate the change in gain of the
 feedback amplifier.

$$\text{Gain change} = \left| \frac{dA}{A} \right| = 20\% = 0.2$$

$$\text{As } \frac{dA_f}{A_f} \approx \left| \frac{1}{\beta A} \right| \left| \frac{dA}{A} \right|$$

$$= \left[\frac{1}{-0.1 \times -1000} \times 20\% \right] = 0.2\%$$

So the improvement is 100%.

$$\text{As } \frac{20\%}{0.2\%} = 100$$

$$A_f = \frac{A}{1 + \beta A} = \frac{-1000}{1 + 100} = \frac{-1000}{101}$$


$$\therefore |A_f| \approx 10$$

Gain has been reduced 10 times but
 stability has increased 100 times.
 → due to feedback.

Date: / /

Application of Topologies.

- We have sampling at the o/p of the feedback amplifier and we have mixing at its i/p.
- If the o/p and feedback both are at the same terminal then it means voltage sampling otherwise current sampling.
- On the i/p side if the source and the feedback both are at the same terminal then it is called shunt mixing. otherwise series mixing.



Voltage divider rule

$$V_f = \frac{R_2}{R_1 + R_2} V_o$$

$$A = \frac{V_o}{V_i} = -g_m R_L$$

Voltage series feedback connection. $R_L = R_D || R_o || (R_1 + R_2)$

↳ series mixing.

Source and feedback are not at the same point in series.

$$\beta = \frac{V_f}{V_o} = \frac{R_2}{R_1 + R_2}, \quad A_f = \frac{A}{1 + \beta A}$$


$$A_f = \frac{1}{\beta}$$

$$\beta A \gg 1$$

Date: / /


$$A_f = \frac{R_1 + R_2}{R_2} = 1 + \frac{R_1}{R_2}$$

due to common source amplifier.



Voltage series feedback connection.

$$A_{cl} = 1 + \frac{R_1}{R_2}$$



$$V_f = \frac{R_2}{R_1 + R_2} V_o$$

$$\beta = \frac{V_f}{V_o} = \frac{R_2}{R_1 + R_2}$$

Open loop gain, $A = \infty$


$$A_f \approx \frac{1}{\beta A} \quad \text{if } \beta A \gg 1$$

$$A_f = \frac{R_1 + R_2}{R_2} = 1 + \frac{R_1}{R_2}$$

Practically range of $A = 10^5 - 10^6$

Bilal Register

Date: / /



op across R_E . Feedback also at R_E .

↳ Here $V_s = V_i$ $V_o = V_f$

source and feedback are not at same terminal.

↳ voltage series feedback connection.

$$A = \frac{V_o}{V_i} = \frac{V_o}{V_s} = \frac{h_{fe} I_b R_E}{V_s}$$

$$I_c = h_{fe} I_b \approx I_e$$

$$I_b = \frac{V_s}{h_{ie}}$$

$$A = \frac{h_{fe} R_E \left(\frac{V_s}{h_{ie}} \right)}{V_s} = \frac{h_{fe} R_E}{h_{ie}}$$

$$\beta = \frac{V_e}{V_o} = 1$$


$$A_f = \frac{V_o}{V_s} = \frac{A}{1 + \beta A} = \frac{h_{fe} R_E}{h_{ie} + h_{fe} R_E}$$

$$\text{if } h_{fe} R_E \gg h_{ie} \Rightarrow A_f \approx 1$$

Bilal Register

Date: / /

The resistor R_E here provides negative feedback.



Feedback and o/p are not at the same terminal

↳ Current coupling

i/p side → same and feedback are not at same terminal → series:

Current Series feedback connection.

→ To remove feedback from current either directly ground the emitter terminal or (normally) places a bypass capacitor across R_E .

→ o/p is current, i/p is voltage.

$$A = \frac{I_o}{V_i} = \frac{h_{fe} I_b}{I_b h_{ie}} \quad A = - \left(\frac{h_{fe}}{h_{ie}} \right)$$


h_{fe} → current gain h_{ie} → ohms

Bilal Register

Date: / /

$$\beta = \frac{V_f}{I_o} = \frac{-I_o R_E}{I_o} = -R_E$$

The equivalent circuit for the shunt circuit is as;



$$z_i = R_B \parallel h_{ie} \quad R_o = R_c$$

$$A_f = \frac{A}{1 + \beta A} = \frac{I_o}{V_s} \quad \text{trans conductance gain.}$$

Put value of A and β in this eq.

$$A_f = \frac{-h_{fe}}{h_{ie} + h_{fe} R_E}$$

$$z_{if} = z_i (1 + \beta A)$$

$$z_{of} = z_o (1 + \beta A)$$

$$A_{vf} = \frac{V_o}{V_s} = \left(\frac{I_o R_c}{V_s} \right) = A_f R_c$$

$$A_{vf} = \frac{-h_{fe} R_c}{h_{ie} + h_{fe} R_E}$$


Bilal Register

Date: / /


Voltage Shunt feedback Connector

o/p side \rightarrow feedback out o/p at same terminal
 \hookrightarrow voltage sampling


i/p side \rightarrow same and feedback at same terminal
 \hookrightarrow shunt mixing.



\hookrightarrow Replacing V_i by a current source.



Assuming R_1 to be very large




$$A = \frac{V_0}{I_i}$$

Ideally $I_i = 0$

$$\Rightarrow A = \infty$$

$$\beta = \frac{I_f}{V_0}$$

$$I_f = \frac{-V_0}{R_f}$$



Bilal Register

Date: 11

$$\beta = -\frac{1}{R_o}$$

$$A_f = \frac{A}{1+\beta A} \approx \frac{1}{\beta} = -R_o$$

$$I_s = I_f + \frac{V_o}{R_o}$$

$$I_s = I_f$$

$$A_f = \frac{V_o}{I_s} = \frac{V_o}{I_f} = \frac{A}{1+\beta A}$$

↳ transp. resistor gain.

But we are interested in voltage gain.

$$A_{vf} = \frac{V_o}{V_i} \times \frac{I_s}{I_s} = \frac{V_o}{I_s} \times \frac{I_s}{V_i}$$

↓
 A_f

$$A_{vf} = \frac{-R_o}{R_i}$$

Lecture 5

23/12/19

$$\left| \overset{\text{no dimension}}{\text{Gain}} \times \text{Bandwidth} \right|_{\text{without feedback}} = \left| \text{Gain} \times \text{Bandwidth} \right|_{\text{with feedback}}$$

↳ unit is Hertz.

Gain ↑ B.W ↓

Gain ↓ B.W ↑

↳ frequency response improves.

Constant Gain for a large range of frequencies stable. ←

Bilal Register

Date: / /

- Sampling is performed at the o/p side
- Mixing at the i/p terminal.

~~If source~~ $1 + \beta A$ is called **Gain Desensitivity factor**.


To analyze the circuit;

- (i) First determine A or β .

↳ By removing feedback component from the circuit.

- (ii) Finally determine the gain with feedback.

$$A_f = \frac{A}{1 + \beta A}$$



This is a voltage shunt feedback connection


This is trans resistance amplifier.
 i/c o/p is voltage and i/p is current.

Convert the voltage source to current source and redraw the circuit.


In voltage shunt i/p is voltage and other three signals are currents.

Bilal Register

Date: / /



The simplified AC equivalent circuit is as;



Mathematical operation yourself.


$$A = -g_m R_d R_s$$

$$\beta = I_o / V_o = -1 / R_f$$

$$A_f = \frac{V_o}{I_s} = \frac{A}{1 + \beta A}$$

Stability

How to determine if amplifier is stable or not?



Re provides feedback.


Sampling = current.

feedback and i/p not at same terminal = series. So this is a current series ~~connection~~ feedback amplifier.

Bilal Register

Date: 11

We are interested in voltage amplification of the device.
Ex 14.6.



f_1 → lower cut off

f_2 → upper cut off

In mid frequency region, we had maximum gain.

In negative feedback, i/p signal and feedback signal oppose each other.
↳ They are 180° out of phase.

The gain is stable in mid frequency range.
↳ -ve feedback occurs.

Phase changes with frequency.

$f \uparrow \Rightarrow G \downarrow$

↳ B/w o/p and i/p signal


↳ Rather than opposing each other, they will add into each other.

↳ o/p will increase.

↳ System will become unstable.

Bilal Register

Date: / /



As phase changes;

+ve feedback

$$V_i = V_s + V_f$$

Here $V_i > V_s$ by amount of V_f .

In oscillator, we do not require source signal.

→ occurs when frequency changes → Except the mid frequency range.

We require an amplifier that works properly with a stable gain at all frequencies.

Nyquist Criteria

koracademy.com

koracademy.com

koracademy.com

to judge stability of amplifier.

Stability of feedback amplifier is a function of frequency.

Two factors are responsible to tell about stability of the amplifier circuit.

- (1) Loop gain i.e. βA product.
- (2) Phase shift b/w i/p and o/p.

{ Gain vs Frequency } Bode plots.
{ Phase vs Frequency }

→ If they are drawn on the same plane (plot), then they are called Nyquist plot.

The Nyquist diagram shows both gain and

Bilal Register

Date: / /


in complex plane

phase together on a same plot as a function of frequency.

The Nyquist plot will tell us whether the system is stable or unstable.

The product βA is represented by a vector.


Here in place of direction, we will use the phase (which actually shows the direction)



As $z = |z| \angle z$
 $\beta A = |\beta A| \angle \beta A$

The points represent both magnitude and phase shift.

If these gain and phases; are plotted with an increasing frequency, they represent a Nyquist plot.



Gain \uparrow as $f \uparrow$
After some point -
as $f \uparrow$ Gain \downarrow

Nyquist plot
Bilateral

Date: 1/1

At origin gain is zero at frequency also equal to zero for RC type coupling.

At increasing frequency, points f_1, f_2, f_3 and the phase shift increase as does the magnitude of βA .

At a representative frequency f_4 , the value of βA is the vector length from origin to f_4 and phase shift ϕ .

At f_3 , the phase shift is 180° ,

At higher frequencies the gain is seen to decrease back to zero.

$$\beta A = -1 \quad |\beta A| = 1 \text{ at } \phi = 180^\circ$$

The amplifier is unstable if the Nyquist curve enclose / encloses the -1 point; otherwise it is stable.


$$A_f = \frac{A}{1 + \beta A}$$

Normally $A_f < A$

If we put $\beta A = -1$

$\Rightarrow A_f = \infty$ and the system becomes unstable

\hookrightarrow And the same feedback unit starts oscillation rather than amplification



Bilal Register

Date: / /

For phase;

say an RC circuit

$$z = R - jX_c$$

$$\phi = -\tan^{-1}\left(\frac{X_c}{R}\right)$$

Two QuantitiesGain Margin and Phase Margin

According to Nyquist criterion, feedback amplifier is stable if the loop gain is less than 1 at an angle of 180° .

magnitude of

We can additionally add some margins of stability to indicate how close to instability the amplifier circuit is.

$$\beta A = 0.95$$

$$\beta A = 0.75$$

↳ more stable.

Both are stable but $\beta A = 0.75$ is more stable, even if both are at an angle of 180° .


Gain margin is defined as negative of the value of βA in decibels at the frequency at which phase angle is 180° .

0 dB corresponds to $\beta A = 1$ (Value of βA means βA mod i.e. absolute value)

→


Any negative value is stable.

Date: / /



Phase Margin is defined as the angle of 180° minus the magnitude of the angle at which the value PA mod is unity or 0dB .

Oscillator Operation.



$PA = -1 \rightarrow$ Circuit is unstable

With +ve feedback, the closed loop gain becomes greater than 1 and the circuit starts oscillation.



Oscillator require two components;

- (i) Amplifier part
- (ii) Feedback networks (frequency selective network).


Bilal Register

Date: 11

We can say that oscillator converts DC to AC
varying output. \rightarrow B/c we apply DC and we get a



change C by V and then remove V_o .
C will discharge through L.
Now L is charged which discharges through C. In this process it repeats.




\rightarrow For sustained oscillation we require amplifier circuit.

Oscillator provides a varying o/p signal.

\rightarrow classified into two types.

- (i) Sinusoidal oscillators
- (ii) Non sinusoidal / Relaxation oscillators.



Bilal Register

Date: / /

When switch is open; say V_i is a fictitious voltage connected.

↳ No oscillation occurs.

The feedback voltage is such that if we remove the V_i , the V_f is still capable to operate the amplifier and feedback stage.

(If the circuits of amplifier and feedback provide βA of correct magnitude (ie 1) and phase then V_f can be made equal to V_i .)

Then close the switch, remove V_i and the circuit will continue to operate since the feedback signal is sufficient to drive the amplifier and feedback circuits. resulting in a proper input voltage to sustain

Fictitious voltage is basically thermal noise in the circuit.

have multiple frequencies


Feedback is frequency selector.

{ For sustained oscillation; $\beta A = 1$
 magnitude = 1 Overall phase shift = 0° or 360°


↳ Barkhausen criterion

Sustained \rightarrow constant amplitude oscillation.

Oscillator does not require an applied signal.




Bilal Register



Date: / /

In practice, to start oscillation, initially, βA is kept greater than 1.
Once we have sustained oscillation, βA is brought to 1.

Fig 14.19



Oscillator is an amplifier with positive feedback.

$$\beta A = -1 \quad A_f = \frac{A}{1 - \beta A} \rightarrow A_f = \infty$$

oscillation ← unstable

We start with sinusoidal oscillators.

Amplifier is the gain element.

→ Resistor → BJT
→ FET
→ op amp

Sinusoidal oscillators are categorized as;

- (i) RC ~~Phase shift~~ oscillator.
- (ii) LC oscillator
- (iii) Crystal oscillators.

Bilal Register


Date: / /

RC oscillator $\left\{ \begin{array}{l} \rightarrow \text{Phase shift oscillator} \\ \rightarrow \text{Wien Bridge oscillator} \end{array} \right.$

Phase Shift Oscillator

It is a low frequency oscillator.

The idealized phase shift oscillator is as,



180° phase shift is provided by feedback circuit and 180° by amplifier network!

So the overall phase shift is 0° or 360°.

← Three RC sections.

The individual phase shift provided by each section may or may not be 60° each.

↳ b/c of loading effect.

Each RC section is loaded by following section.

To avoid loading phenomena, we can connect an emitter follower circuit.

General formula for frequency of oscillation is

$$f_r = \frac{1}{2\pi RC \sqrt{2n}}$$

$n \rightarrow$ no. of RC stages in the circuit.

Bilal Register

if $\beta A > 1$ oscillations are developed with increasing amplitude.

Date: / /

Feedback network provides two functions;
(i) Attenuation (β)
(ii) Desired phase shift

For RC phase shift oscillator $\beta = \frac{1}{29}$

$\beta A = 1 \Rightarrow A = 29$


For self starting of oscillator;

$\beta A > 1$; $A > \frac{1}{\beta}$ or $A > 29$

Ideally individual RC section must provide 60° here as $n = 3$.

Overall phase shift provided by feedback network must be 180° .

Practical Circuit of Phase Shift Oscillator



Amplifier Feedback

Self biased common emitter amplifier with R_S bypassed by capacitor C_S .

Bilal Register

Date: 1/1

For amplifier g_m and r_d are the quantities of interest.

$$|A| = g_m R_L \quad R_L = r_d \parallel R_D$$

Approximation

→ Input impedance is very high (ideally infinite)

These are low frequency circuits.

As frequency increases, the stray capacitances become active and create a problem.

→ o/p impedance of amplifier stage is R_L .

R_L should be small than the impedance looking into the feedback network to avoid loading effect.

Lecture 6

30/12/19

Nyquist Stability Criteria

Stability? By changing frequency, there should be no change in gain of the amplifier.

Nyquist curve should not include -1 point otherwise it is unstable.

$$A_f = \frac{A}{1 + \beta A}$$

Bilal Register

Date: / /

$$\text{If } \beta A = -1 \quad A_f = \infty$$

↳ Now this will not work as ~~oscillator~~ amplifier; it will produce oscillations at the

Gain margin? Phase margin?

0.75 and 0.95 gain values.

↳ relatively more stable than 0.95

Closer to instability condition. ↓

The Difference b/w value of βA ($|\beta A|$) at frequency where phase is 180° and at unity (0 dB).

→ Gain margin is the gain of the system at 180° phase shift.

→ Phase margin is 180° minus phase at 0 dB

Barkhausen Criteria?

$$\text{↳ } |\beta A| = 1$$

↳ Overall phase shift = 0° or 360°

For self starting of oscillation βA should be kept greater than 1.


Oscillator?

Amplifier with positive feedback. It does not require any external signal source.

It produces oscillations from its own DC.

Bilal Register

In other words it converts DC into AC.



Based on the $\phi\phi$ waveform, oscillators may be sinusoidal or non-sinusoidal / relaxation oscillators.

Oscillator requires two components

- ↳ amplifier
- ↳ Feedback network.

Sinusoidal oscillators \rightarrow in feedback

- ↳ RC oscillator
- ↳ LC oscillator
- ↳ crystal oscillator

The feedback network is a frequency selector.
(Acts as a filter).

Two operations are performed by feedback network;

- ↳ Attenuation
- ↳ Desired phase shift at a particular frequency


frequency of operation \leftarrow resonant frequency.

Pole is that frequency at which the system transfer function becomes infinite.

Zero is that frequency at which the transfer function becomes zero.

Bilal Register

Date: / /




$$Z = R - jX_c$$

$$Z = \sqrt{R^2 + X_c^2}$$

$$\text{Angle} = \tan^{-1} \frac{X_c}{R}$$

$$\begin{aligned} \tan 0^\circ &= 0 \\ \tan 45^\circ &= 1 \\ \tan 90^\circ &= \infty \end{aligned}$$

Problem with 2 RC sections ?



Point A to B overall phase shift must be 180° irrespective of the individual RC sections (may or may not be 60° each).

↳ due to loading effect.

How to overcome loading effect?

By using emitter follower circuit.

$$f = \frac{1}{2\pi RC \sqrt{n}}$$

where n is the number of RC sections.

Section 1 is loaded by section 2.

Section 2 by 3 & 1.

Section 3 by 1 & 2.


o/p by section 3.

Bilal Register

Date: / /

To avoid loading effect of amplifier should be small than of the feedback network. o/p impedance of i/p impedance

short circuit \Rightarrow Maximum loading effect.




If $BA < 1$ we have damped oscillation

To maintain constant amplitude oscillation, provide some continuity.

This is a transistor phase shift oscillator.

Practical version of Phase shift oscillator using npn BJT



Require $BA = 29$

To avoid loading effect place an emitter follower at the shunt position.

\hookrightarrow B/w amplifier and feedback network.

Bilal Register

Date:

Date: / /

These are 4 hybrid parameters.


h_{re} → Reverse voltage ratio = i_{P}/o_{P}

h_{fe} → Forward current ratio = o_{P}/i_{P}

h_{ie} → i/p impedance

h_{oe} → o/p impedance

Emitter follower is put for the purpose of impedance matching or as a buffer.



The feedback signal is coupled at the base through R !

The frequency of oscillation is

$$f = \frac{1}{2\pi RC \sqrt{6 + \frac{4R_c}{R}}}$$

to 0


By

To satisfy the condition $|BA| = 1$ $\beta A > 1$

$$\angle \beta A = 0^\circ \text{ or } 360^\circ$$

$$h_{fe} > 23 + \frac{29R}{R_c} + \frac{4R_c}{R}$$

Using Operational Amplifier.



$$BA > 1$$

$$\beta = 1/29$$

$$A = 29$$

$$BA > 1$$

$$A > \frac{1}{\beta}$$

$$A > 29$$

Amplifier

Feedback

Amplifier is connected in inverting configuration.

$\beta = \frac{1}{29}$ means o/p is attenuated 29 times.

$$\frac{V_f}{V_o} = \frac{1}{29}$$

$$V_f = \frac{V_o}{29}$$

The frequency of oscillation;

$$f = \frac{1}{2\pi RC\sqrt{6}}$$

At this frequency

$$\beta = \frac{1}{29} \quad BA = 1$$

Phase shift by feedback is 180° .

$$A = 29$$

Wien Bridge Oscillator :

It is RC and sinusoidal oscillator.

It produces oscillation in the audio frequency range.

Date: / /

Low frequency oscillator


5 Hz to 50 kHz.

Low distortion - tunable.

High purity sine wave generator.
often used in lab work.

Practical version of the oscillator consists of Op Amp and RC bridge circuit, where the frequency of oscillation is set by R and C components.

We are not mentioned about the phase shift so we can use non inverting




→ Resistors R_2 and R_4 determine the amplifier gain and are selected to make magnitude of the loop gain equal to 1 i.e. $|A\beta| = 1$.


→ R_1, R_2, C_1, C_2 are the frequency adjustment elements.

The op Amp o/p is connected at the bridge i/p at points a and c.

The bridge cruit o/p at points b and d is i/p to the op amp.



Or



Combination of low and high pass filters; so it allows one intermediate frequency. Called Lead Lag filter.

$$V_f = \frac{z_2}{z_1 + z_2} V_o$$

$$\beta = \frac{V_f}{V_o} = \frac{z_2}{z_1 + z_2}$$

Combine low pass and high pass to get a band pass filter.

By performing analysis;

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

Also $f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$

If $R_1 = R_2 = R$ and $C_1 = C_2 = C$

$$\Rightarrow f = \frac{1}{2\pi RC}$$

$$\rightarrow \frac{R_3}{R_4} = \frac{1}{1} + \frac{1}{1} = 2$$

$$A = 1 + 2 = 3$$

$$\beta A > 1 \quad A > \frac{1}{\beta} \quad A > 3 \quad \beta = \frac{1}{3}$$

$R_1 C_1$ provides equal and opposite phase shift to that provided by $R_2 C_2$.

↳ The result is 0° .

Normally C_1, C_2 are variable capacitors.


Date: / /

$$X_C = \frac{1}{2\pi fC}$$

$$X_C \uparrow \quad f \downarrow$$

At high frequencies C_1 and C_2 becomes short circuited $\Rightarrow V_f = 0 \Rightarrow \beta = 0$

At low frequencies C_1 and C_2 are open circuited. again $V_f = 0, \beta = 0$



$$BW = f_2 - f_1$$

\hookrightarrow are allowed

Tuned Oscillator Circuit


(tuned amplifier)

\hookrightarrow allows only one particular frequency.

It is a filter followed by amplifier circuit.

They are sinusoidal and high frequency oscillators.

LC Tank circuit \rightarrow parallel combination of L and C.



Initially switch closed;

charge C to V then

open switch.

Capacitor discharges through L.

Initially current large and slowly

decrease.

Now L will charge C again.

This charging and discharging provides oscillation.


Bilal Register

Date: 1/1

For ideal case we have sustained oscillations

But practically L has some resistance so $T < R$
loss


So we have damped oscillations.



We have a variety of tuned oscillator circuits available.

The feedback network is LC Resonant tank circuit (which is a frequency selective network)

The basic configuration is as:



Oscillator Type	Reactance elements		
	X_1	X_2	X_3
Colpitts oscillator	C	C	L
Hartley oscillator	L	L	C
Tuned i/p tuned o/p	LC	LC	-

Bilal Register


Date: / /

ColPit osc is the electrical dual of Hartley oscillator.

At Resonant frequency f_0 ; $X_L = X_C$

$$2\pi f_0 L = \frac{1}{2\pi f_0 C}$$

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$



At resonance

$$Z = R + j(X_L - X_C)$$

$$\rightarrow Z = R$$

\rightarrow minimum impedance.

koracademy.com


koracademy.com

koracademy.com

Parallel combination provides infinite impedance

Colpitts Oscillator:


using FET.




Bilal Register

Date: / /

The feedback network;




$$Z = \frac{jX_L (-jX_{C_1} - jX_{C_2})}{jX_L - jX_{C_1} - jX_{C_2}}$$



$$f_0 = \frac{1}{2\pi \sqrt{LC_{eq}}}$$

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2}$$



Ideally, At resonance the impedance of a tank circuit is infinite.

$$Z = \frac{jX_L (-jX_{C_1} - jX_{C_2})}{jX_L - jX_{C_1} - jX_{C_2}} = \infty$$

$$jX_L - jX_{C_1} - jX_{C_2} = 0$$

$$X_L = X_{C_1} + X_{C_2}$$

$$\omega_0 L = \frac{1}{\omega_0 C_1} + \frac{1}{\omega_0 C_2}$$

$$\omega_0^2 = \frac{1}{L} \left(\frac{1}{C_1} + \frac{1}{C_2} \right)$$

Date: / /

$$= \frac{1}{L} \left(\frac{C_1 + C_2}{C_1 C_2} \right) = \frac{1}{L C_{eq}}$$

$$\omega_0 = \frac{1}{\sqrt{L C_{eq}}}$$

$$\Rightarrow f_0 = \frac{1}{2\pi \sqrt{L C_{eq}}}$$

$$V_0 = I X_{C_2} = \frac{I}{2\pi f C_2}$$

$$V_f = -I X_{C_1} = -\frac{I}{2\pi f C_1}$$

$$\beta = \frac{V_f}{V_0} = \frac{-I X_{C_1}}{I X_{C_2}} = -\frac{X_{C_1}}{X_{C_2}}$$

$$\Rightarrow \boxed{\beta = -\frac{C_2}{C_1}}$$

$$\beta A = 1$$


$$A = \frac{1}{\beta}$$

$$\boxed{A = -\frac{C_1}{C_2}}$$


For self starting of oscillation $A \geq \frac{C_1}{C_2}$

$$|A| > \frac{C_1}{C_2}$$

Using BJT




Redrawing



Date: / /


The transistor provides 180° phase shift and so does the tank LC circuit so the overall phase shift is 0° or 360° .

Using Op Amp



Hartley Oscillator

Using FET




V_o and V_f are out of phase by 180° .

Inductors in series;

$$L_{eq} = L_1 + L_2 + 2M$$

Bilal Register



Date: / /

$$Z = \frac{(j\omega L_1 + j\omega L_2 + j\omega 2M) - \frac{j}{\omega C}}{j\omega L_1 + j\omega L_2 + j\omega 2M - \frac{j}{\omega C}}$$

At resonance $Z \approx \infty$

$$\Rightarrow j\omega L_1 + j\omega L_2 + j\omega 2M - \frac{j}{\omega C} = 0$$

$$\omega_0 (L_1 + L_2 + 2M) = \frac{1}{\omega_0 C}$$

$$\omega_0 L_{eq} = \frac{1}{\omega_0 C} \Rightarrow \omega_0^2 = \frac{1}{L_{eq} C}$$

$$\omega_0 = \frac{1}{\sqrt{L_{eq} C}} \Rightarrow f_0 = \frac{1}{2\pi \sqrt{L_{eq} C}}$$

Lecture 7 06/1/20

Normally in amplifier circuit especially in inverting amplifier overall phase shift is 180° .

For oscillator it is 0° or 360° or integral multiple of 360° or 2π radians.

Based on the components used in the feedback circuit, we name the oscillators.

Date: / /

CRYSTAL OSCILLATOR

- Tuned oscillator circuit.
- Has a pieoelectric circuit and a resonant tank circuit in the feedback loop to control the frequency of oscillation.

The available pieoelectric materials are;

- Rochelle salt
- Tourmaline
- Quartz → most frequently used.

Reasons behind variation of frequency?

- change in supply voltage
- change in temperature and climate.
- change in the components.

How is crystal oscillator different?

- It provides a highly stabilized frequency of oscillation.
- Quality factor is very high.
- Less expensive.
- Highly available in nature.
- Rugged (mechanically strong)

Pieoelectric effect?

When mechanical stress / force is applied on the crystal, an emf is developed.

Inverse pieoelectric effect.


When emf is applied, mechanical distortion is produced.

Bilal Register

Date: / /

The maximum frequency that we can get from a crystal is its natural resonant frequency.

The electrical equivalent circuit is as;



R: Internal friction of the crystal and it should be minimum so that losses due to R should be minimum.

L, C: These represent electrical equivalent of crystal. L corresponds to m_3 and C corresponds to m_2 .

Crystal has electromechanical resonance.

Q factor is very high. $\uparrow \Rightarrow$ losses \downarrow

The greatest vibration occurs at the crystal natural frequency which depends on physical dimension of crystal and on the way it is cut.

Normally $f \propto \frac{1}{\text{Thickness}}$

C_m : Capacitance due to mechanical mounting.

Bilal Register

Date: 1/1

There are two resonant modes of operation.
 (i) Series resonance (ii) Parallel resonance.

Impedance of series RLC arm is,

$$Z_1 = R + j\omega L - \frac{j}{\omega C}$$

Series Resonance occurs at a low frequency.

At resonance, Z is minimum

$$\omega_r L = \frac{1}{\omega_r C} \Rightarrow \omega_r^2 = \frac{1}{LC}$$

$$\Rightarrow f_r = \frac{1}{2\pi\sqrt{LC}}$$

For parallel resonance:

Neglect R as 'it is very small as compared to ω factor.'

$$Z = \frac{Z_1 Z_2}{Z_1 + Z_2}$$

$$Z = \frac{(j\omega L - \frac{j}{\omega C}) \left(-\frac{j}{\omega C_m} \right)}{j\omega L - \frac{j}{\omega C} - \frac{j}{\omega C_m}}$$

For parallel resonance, impedance is maximum.

$$j\omega L - \frac{j}{\omega C} - \frac{j}{\omega C_m} = 0$$

$$\omega_r L = \frac{1}{\omega_r C} + \frac{1}{\omega_r C_m} \Rightarrow \omega_r^2 = \frac{1}{L \left(\frac{1}{C} + \frac{1}{C_m} \right)}$$


$$\omega_r = \frac{1}{\sqrt{LC_{eq}}}$$

$$f_r = \frac{1}{2\pi\sqrt{LC_{eq}}}$$

Bilal Register

Date: / /

Parallel resonance occurs at a high frequency




Circuit operating frequency is set by crystal operating frequency.

Series Resonant Circuit

The crystal is connected as a series element in the feedback path.

Impedance ↓ → maximum feedback signal is available.



This is a common emitter amplifier with voltage divider biasing.

RFC allows DC current and not AC.


Bilal Register

Date: 1/1

Parallel Resonant Circuit


Impedance is very high and is connected in parallel.

At parallel resonant frequency, the crystal appears as an inductive reactance of a large value.



This is a common emitter configuration. A modified version of colpitts oscillator.

Fig 14-33 Using MOSFET.




This is an n channel D MOSFET.

Fig 14-35 → Miller crystal oscillator.

Date: / /

Using Operational Amplifier




op amp is being used in non inverting mode of operation.

- The gain is very large
- The result is a square wave

$$A = 1 + \frac{R_f}{R_c} = 1 + \frac{100}{1} \Rightarrow A_f = 101$$

A pair of zener diode is connected at output to provide output voltage as zener voltage.

Another circuit for parallel resonance mode \rightarrow



Date: 1/1

Gain may be greater than 1 but efficiency is always less than 1.



555 timer (Floyd Book)

- It is analogue digital IC.
- It is a versatile IC with many applications.
- It can be operated in astable, monostable and bistable modes of operation.


555 timers provide relaxation oscillations.

- It consists of two comparators, 1 flipflop, 1 discharge transistor and a resistive voltage divider.

Operation of Comparator;


 $V^+ > V^-$
 $V^+ < V^-$

FF \rightarrow bistable multiple vibrator.




$$V_A = \frac{5+5}{15} V_{cc} = \frac{10}{15} V_{cc}$$

$$V_A = \frac{2}{3} V_{cc}$$

$$V_B = \frac{5}{15} V_{cc} = \frac{1}{3} V_{cc}$$

Bilal Register

Date: / /



When the trigger voltage goes $\frac{1}{3}V_{cc}$ the FF sets and the o/p jumps to high level.

The threshold i/p is normally connected to an external RC timing circuit.

When the external capacitor voltage exceeds $\frac{2}{3}V_{cc}$, the upper comparator resets the ff.

which in turn o/p is low
lower comparator sets ff \rightarrow o/p is high

The discharge transistor Q_D is turned ON and provides a path for discharge of

Date: / /

A Stable Operation


- No stable

- Also called free running multivibrator and is a square wave oscillator.

→ Pin 6 and 2 are connected together.

Pin 1 is grounded. Pin 4 is Vcc.

R_1 , R_2 and C_{ext} form the timing circuit.



Initially C_{ext} is uncharged when power supply is turned ON and the trigger voltage is at 0V.

opp of upper comparator is low.

C_{ext} charges through R_1 and R_2 and discharges through R_2 and transistor.


DIP → dual in line package
↳ on both sides we have pins.




SIP → single in line package
↳ pins on one side.

Date: / /

Capacitor voltage



$$\text{Duty cycle} = \frac{t_{ON}}{T}$$



→ The time that the op is high (T_H is how long it takes C_{ext} to charge from $1/3 V_{cc}$ to $2/3 V_{cc}$.)

$$t_H = 0.694 (R_1 + R_2) C_{ext}$$

T_{low} → Time taken by C_{ext} to discharge from $2/3 V_{cc}$ to $1/3 V_{cc}$

$$t_L = 0.694 R_2 C_{ext}$$

→ Total time of op wave form is sum of t_H and t_L

$$T = t_H + t_L = 0.694 (R_1 + 2R_2) C_{ext}$$

→ The frequency of oscillation, $f = \frac{1}{T}$

$$f = \frac{1.44}{(R_1 + 2R_2) C_{ext}}$$

To make duty cycle 50%?

Make charging and discharging time equal
ie R_2 should be very large than R_1

Date: 1/1


$$\text{Duty cycle} = \frac{t_H}{T} \times 100\% = \frac{0.694 (R_1 + R_2) C_{ext}}{0.694 (R_1 + 2R_2) C_{ext}}$$

$$= \frac{R_1 + R_2}{R_1 + 2R_2} \times 100\%$$

For duty cycle less than 50% the circuit can be modified in such a way that charging takes place only through R_1 and discharging only through R_2 .

How? Connect a diode across R_2 such that during charging diode is forward biased and R_2 is bypassed.

During discharging diode will be R.O.B and capacitor will charge through R_2 and transistor Q.D.



Now

$$t_H = 0.694 R_1 C_{ext}$$

$$t_L = 0.694 R_2 C_{ext}$$

$$T = 0.694 (R_1 + R_2) C_{ext}$$

$$D = \frac{t_H}{T} = \frac{R_1}{R_2}$$

Bilal Register


Date: 11

Why free running?
B/c no external signal at all.

Example 1. A 555 timer with $R_1 = 2.2k\Omega$, $R_2 = 4.7k\Omega$, $C_{ext} = 0.022\mu F$. Determine the frequency of o/p and duty cycle. Diode is not connected.

$f = 5.64\text{ kHz}$ $D = 59.5\%$

Example 2 Determine the frequency and draw the o/p waveform for circuit with $R_1 = R_2 = 7.5k\Omega$, $V_{cc} = 5V$, $C_{ext} = 0.1\mu F$ and diode is not connected.



$f = \frac{1.44}{(R_1 + 2R_2) C_{ext}}$


$f = \underline{\hspace{2cm}}$

$t_H = 0.694 (R_1 + R_2) C_{ext}$
 $= 1.05\text{ ms}$


$t_L = 0.694 R_2 C_{ext} = 0.525\text{ ms}$

$T = t_H + t_L = 1.575$

$f = \frac{1}{T} = 635\text{ Hz}$



Bilal Register



Mono stable

- Mono \rightarrow one / single state.
- Device stable in one state.
- No oscillation.
- We need to trigger it externally.

Lecture 8

13/01/20

Digital Logic Families

(DLD Morris Manno book)

Digital circuits are constructed from I.C.s.

An integrated circuit is a small silicon semiconductor crystal called a chip containing the electronic components for constructing logic gates.

Various gates are connected inside the chip to form the IC. The chip is mounted on a ceramic or plastic container and connections are welded to external pins to form the integrated circuit. The number of pins may range


Bilal Register

Date: / /

from 14 in a small IC package to 64 or more in a larger package.

The size of IC package is very small.

eg 4 AND gates are enclosed inside a 14 pin IC



Each IC has a numeric designation printed on the surface of package for identification.

Manufactures provide data books (catalogs) and internet websites that contain description and information about the IC they manufacture.

Chapter 10

↳ Digital Integrated Circuits (Morris Mano)

Levels of Integration.

We classify digital ICs in terms of circuit complexity which is measured in terms of number of logic gates in a single package.

(i) Small Scale Integration (SSI)

→ Few independent gates in a single package.

The number of gates is usually less than 10.
V_{CC} and GND are connected to the pins.

Bilal Register

Date: 1/1

It is limited by the number of pins available in the IC.

(ii) Medium Scale Integration (MSI)

It contains approximately 10 to 1000 gates per IC. It performs specific digital elementary operation.

MSI digital functions are decoder, adder, register, mux, counters.

(iii) Large Scale Integration (LSI)

contain 1000s of gates in a single package.

They include digital systems such as processor, memory chips and programmable logic devices.

(iv) Very large scale integration (VLSI)

contains 100,000s of gates in a single package.

→ Complex microprocessor chips

Because of their small size and low cost VLSI devices have revolutionized the computer system design technology, giving the designer the ability to create

Digital Logic Families

How we categorize digital ICs?

(i) Circuit complexity

(ii) Logical operation.

(iii) Circuit technology (how we build the IC)

Date: / /

The circuit technology is referred to as digital logic family and each logic family has its own basic electronic circuit.


The basic electronic circuit in digital IC is NAND, NOR or an inverter gate.

~~The electronic~~ Digital Classification of Logic Families


We have two devices;

- (i) Bipolar devices (BJT)
- (ii) Unipolar devices (FET) (specially EMOSFET)

MOS device means MOSFET.



Digital Logic Families



Saturated → They operate in two regions (saturated and cut off)

Non saturated → cut off and active regions (speedy).

Date: / /

Date: / /

CMOS [Complementary MOS]

CMOS: consists of both PMOS and NMOS in same substrate.

Characteristics:

- i. Speed of operation.
- ii. Power dissipation
- iii. Figure of merit.
- iv. Current and voltage parameters.

Power supply requirement.



Fan out
noise immunity
and flexibility
available

↓ book

more propagation \rightarrow less speed delay.

Most of the time we take average speed

Apply signal at input of gate (inverter)



Propagation delay is taken as the average of these two times (t_{PHL} and t_{PLH})

$$\text{Time} = \frac{t_{PHL} + t_{PLH}}{2}$$

$$t_{PLH} > t_{PHL}$$

Bilal Register

Date: / /

Power dissipation

Amount of power dissipated in IC.
It is measured in milliwatts.

Figure of merit.

- Product of power and speed.

Speed \rightarrow in terms of propagation delay time.
expressed in nanoseconds.

$$\text{Figure of merit} = \frac{\text{Propagation delay time (ns)}}{\text{Power (mW)}} \times \text{Power (mW)}$$

$$= P \cdot J$$

A low value of figure of merit is desirable.

When we increase speed so power dissipation also increases and vice versa.

Fan out ? It is the number of similar gates which can be driven by a gate.

High fan out is advantageous. b/c it reduces the need of additional drivers to drive more gates.

Current And Voltage Parameters.

High level i/p current.

Noise immunity :-

Noise \rightarrow unwanted electrical signal.
 \rightarrow It is the circuit ability to tolerate noise

Bilal Register

signal without affecting opp of the gate.

Quantitative measurement of noise immunity is called noise margin.

Two types of noises;
DC Noise, AC noise.

Whenever current flows through circuit it produces noise called thermal noise (Johnson).

Proper power supply voltages are required for a particular IC.

Fan out : Number of standard loads connected to IC.

Load \rightarrow anything that draws current.

Noise margin.

Maximum external noise voltage added to an i/p signal that does not cause an undesirable change in circuit output.

Fan IN. No. of inputs available in a gate.

Two major applications of transistors (BJT, FET).

- (i) Amplification
- (ii) Switching.

-ve logic and +ve logic.

Date: / /

Two voltage levels.

High voltage level

Low voltage level.


Logic 0 → low level voltage } +ve logic
Logic 1 → High level voltage }

Logic 0 → High level voltage } -ve logic
Logic 1 → low level voltage }

PMOS operates on -ve logic.
NMOS operates on +ve voltage.


Transistor As A Switch

Most of time transistor is NPN.




Common emitter configuration.

koracademy.com



Base emitter characteristics.

koracademy.com



collector emitter


Active region → used for amplification.

Bilal Register

Date: / /

For switching purpose we use saturation and cut off region.

defined to be constant




Date: / /

Logic Families


① Resistor transistor logic (RTL)

npn $\rightarrow I_b \rightarrow$ logic high \rightarrow transistor ON.

short circuit \leftarrow




Input (A)	Output (Y)
Low	High
High	Low



Inverter / Not gate.

no closed path



koracademy.com

koracademy.com


A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

RTL NAND gate

Date: / /


To make an AND gate at of \bar{A}
connect NAND output to an inverter.

$$((A \cdot B)')' = A \cdot B$$



ON → transistor SC
OFF → transistor OC


To make OR gate at of \bar{A} , connect
NOR op to NOR gate.



- If 3 transistors in series $(A \cdot B \cdot C)'$
- If 3 transistors in parallel $(A + B + C)'$
- A, B in series with C in parallel $(A \cdot B + C)'$

Date: / /

RTL \rightarrow Series \bullet and then complement
 Parallel $+$



E_1	E_2	E_3	V_o
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Suppose E_3 to turn on F.B. $N \rightarrow 0$
 current flows from supply to ground.
 opp connected to ground
 supply for any diode.

R.B. of all opps are 1. \rightarrow o/c \rightarrow the opp
 voltage appears at opp
 Ground is just \rightarrow no closed path
 \hookrightarrow no voltage drop


Date: / /

CMOS Logical Family


CMOS uses both NMOS and PMOS connected in complementary fashion.

NMOS

NMOS is like an npn transistor.
High \rightarrow ON \rightarrow short circuit
Low \rightarrow OFF \rightarrow open circuit.




PMOS works in the opposite way. i.e.
Low \rightarrow ON \rightarrow SC
High \rightarrow OFF \rightarrow OC



NMOS works on logic high
PMOS

NMOS operates on logic high.
PMOS operates on logic low.




A	Y
L	H
H	L

CMOS inverter / NOT gate

Date: / /


Complementary If NMOS are connected in series, PMOS has to be connected in parallel and vice versa.



A	B	Y
- L	L	H
- L	H	H
- H	L	H
- H	H	L

This is a CMOS NAND gate.

Advantage of complementary. If o/p is not connected to ground, it is definitely connected to VDD and vice versa.



A	B	Y
- L	L	H
- L	H	L
- H	L	L
- H	H	L



This is a CMOS NOR gate

Bilal Register


Date: / /

To convert this NOR gate into an OR gate
gate → connect output Y to an inverter

$$[(A+B)']]' = A+B$$




$$[(A.C)+B]'$$



$$[(A+B).(C+D)]'$$

For expression only see NMOS part



$$[(A.C.E)+(B.D)]'$$

Bilal Register

If we talk about CMOS logic family, we put PMOS as a resistor.



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

CMOS requires very less area for fabrication


↳ But using resistors require a large silicon surface area → undesirable



→ this will act as a resistor

↳ so circuit changed for CMOS to NMOS.

Q:




Resistors → due to NMOS.

X_1	X_2	Y
L	L	L
L	H	H
H	L	H
H	H	L

Date: / /

Transistor

NDN



V_{cc}

BE

BC

ground

F.B

R.B

ON:

so all current to left

N → high R.B

reverse ON

no flow of current



F.O.D

→ all current flows from base

TTL

input window

o/p window



RTL, DTL, TTL → saturated logic families

ECL → non saturated

↳ in active region